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Abstract 
This dissertation presents original research contributions in the form of twelve scientiﬁc 
publications that represent advances related to RF-to-DC converters, reference circuits 
(voltage, current and frequency) and temperature sensors. The primary focus of this research 
was to design efﬁcient and low power CMOS-based circuit components, which are useful in 
various blocks of an RF-powered wireless sensor node. 
  
The RF-to-DC converter or rectiﬁer converts RF energy into DC energy, which is utilized by 
the sensor node. In the implementation of a CMOS-based RF-to-DC converter, the threshold 
voltage of MOS transistors mainly affects the conversion efﬁciency. Hence, for the ﬁrst part of  
this research, different threshold voltage compensation schemes were developed for the 
rectiﬁers. These schemes were divided into two parts; ﬁrst, the use of the MOSFET body  
terminal biasing technique and second, the use of an auxiliary circuit to obtain threshold 
voltage compensation. In addition to these schemes, the use of an alternate signaling scheme 
for voltage multiplier conﬁguration of differential input RF-harvesters has also been 
investigated. 
  
A known absolute value of voltage or current is the most useful for an integrated circuit. Thus, 
the circuit which generates the absolute value of voltage or current is cited as the voltage or 
current reference circuit respectively. Hence, in the second part of the research, simple, low 
power and moderately accurate, voltage and current reference circuits were developed for the 
power management unit of the sensor node. Besides voltage and current reference circuits, a 
frequency reference circuit was also designed. The use of the frequency reference circuit is in 
the digital processing and timing functions of the sensor node. 
  
In the ﬁnal part of the research, temperature sensing was selected as an application for the 
sensor node. Here, voltage and current based sensor cores were developed to sense the 
temperature. A smart temperature sensor was designed by using the voltage cores to obtain 
temperature information in terms of the duty-cycle. Similarly, the temperature equivalent 
current was converted into the frequency to obtain a temperature equivalent output signal. 
  
All these implementations were done by using two integrated circuits which were fabricated 
during the year 2013-14. 
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circuit, frequency reference circuit, temperature sensors 
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1. Introduction
1.1 Motivation
The Internet-of-Things (IoT) is becoming an essential part of daily life
to bring about the implementation of the smart and proactive standards
both at work and at home [1]. The Wireless Sensor Network (WSN) is one
of the key building blocks of IoT [2], being a group of spatially located, spe-
cialized transducers with a communication infrastructure. These trans-
ducers commonly known as wireless sensor nodes, are used to monitor and
record various physical, chemical and biological parameters at diverse lo-
cations [3]. The performance of the whole WSN is largely dependent on
the performance of the individual wireless sensor nodes [4]. And these
nodes are greatly affected by the strict power budget for sensing, compu-
tation and transmission of data [5].
Traditionally, the battery has been used as a power source for these sen-
sor nodes [6–10], but due to their limited capacity the challenge lies with
nodes becoming inoperable once the battery is drained. The maintenance
of these batteries becomes costly as they require continuous monitoring
and direct human involvement for management and battery replacement.
It becomes impractical and unworkable when hundreds of sensor nodes
are spread out widely over a large geographical expanse [11].
The limits associated with battery-operated sensor nodes has drawn
interest towards the development of energy autonomous sensor nodes.
Thus, to achieve energy autonomy in them an extra energy transducer
is added to the board. As a result, it will be able to harvest energy from
the surrounding environment or by using dedicated energy sources. The
ambient energy sources present are mainly solar [12], heat [13], wind
[14], water [15], inertial [16] and Radio Frequency (RF) waves [17] to self-
1
Introduction
support the sensor node for an unlimited lifetime.
The strength of many of these sources is limited only by the environmen-
tal situation except for RF energy. The usage of RF energy is a promis-
ing option for energy harvesting due to the omnipresence of RF signals
[18]. The concept of transmitting energy wirelessly was ﬁrst proposed by
Nikola Tesla in the year 1893 [19]. Since then, it has excited researchers
and several experimental studies have been conducted to demonstrate the
possibility of RF- energy harvesting [20].
In general practice, the maximum RF power level from the source has
been restricted within Federal Communication Commission (FCC) expo-
sure limits [21]. Therefore, with lower power density levels the conversion
efﬁciency of RF energy transducers will be affected [22]. Hence, it will re-
sult in lower values of available power for sensor nodes to function.
This dissertation focused on developing new architectures for RF-energy
transducers which can operate effectively with a lower input RF power
level. In addition, low power Complementary Metal Oxide Semiconduc-
tor (CMOS) components or circuits, used in the sensor node were also
developed,.
Processing
Unit
Analog
Digital
to
Converter
Sensor
Wireless
Transceiver
Processing and Application Unit
Energy
Antenna
Harvesting
Matching
Network
RF to DC
Converter
Energy Harvester Unit
DC to DC
Converter
Voltage
Regulator
Energy
Storage
Power Management Unit
Figure 1.1. Block diagram of RF-powered wireless sensor node or system.
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1.2 Research objectives
A typical block diagram of the RF-powered sensor node/system [23–25] is
shown in Fig.1.1. The theoretical and the experimental work presented
in the dissertation concentrates on three building blocks which are given
in Fig.1.1. The speciﬁc contributions made in this dissertation for the
development of a wireless sensor node are listed as follows:
1. RF-to-DC converters for Energy Harvesting Unit
(a) Designed with body biasing techniques
(b) Designed with threshold voltage compensation techniques
2. Reference circuits for Power Management Unit
(a) Voltage reference circuit
(b) Current reference circuit
(c) Frequency reference circuit
3. Processing and Application Unit
(a) Voltage-based temperature sensor
(b) Current-based temperature sensor
These blocks and their design objectives differ widely from each other.
However, all of the work focuses on the uniﬁed topic of making sensor
nodes smaller and more efﬁcient. The ultimate objective of the disser-
tation is to provide new implementations for RF energy harvesters and
simple low-power CMOS components.
1.3 Content and thesis organization
The dissertation consists of two parts, the ﬁrst providing an introductory
background and the second being the compilation of the scientiﬁc publi-
cations [I]-[XII] by the author. The introductory part is comprised of ﬁve
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chapters, which describe the design implementations and other relevant
theories related to the original scientiﬁc contributions.
Chapter 2 provides an overview of the RF energy harvesting and high-
lights the key considerations and design challenges of the RF energy har-
vesters.
Chapter 3 is concerned with the temperature-independent reference cir-
cuits. The chapter opens with a discussion of the requirement and the
performance parameters of the reference circuits It is then followed by
a detailed investigation of the proposed voltage, current, and frequency
reference circuits.
Chapter 4 incorporates the details related to realization of a low power
temperature sensor. Two approaches have been adopted for temperature
sensing namely, voltage and current based temperature sensing. The
summary of these implementations and the experimental results are con-
tained within this chapter.
The introductory part is concluded in Chapter 5 with a brief summary
of the preceding chapters. In addition, the chapter also takes into account
the primary outcomes of the dissertation and suggests directions for fu-
ture work.
The second part of the dissertation consists of scientiﬁc publications [I]-
[XII]. They are listed at pp. vii-viii and the author’s contribution to each
one is mentioned on pp. ix-xi. The publications explain the original con-
tributions of this dissertation in greater detail.
1.4 Main scientiﬁc contributions
The most important scientiﬁc contributions to the research community to
be found in Publications [I]-[XII] are summarized as follows :
1. Different threshold compensation methods are suggested for RF-to-DC
conversion [I]-[V].
2. Two different simple temperature compensation circuits are proposed
which, when combined with the Resistor Less Beta Multiplier (RBM)
circuit, generate the reference voltages [VI]-[VII].
3. A simple circuit arrangement is proposed to improve the temperature
coefﬁcient of the conventional RBM current reference circuit [VIII].
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4. The utility of the principle of the reversal of the temperature behavior
with the supply voltage is demonstrated by the measurement for gener-
ating the reference frequency [XI].
5. Architectures for temperature sensors are proposed which generate a
Proportional to Absolute Temperature (PTAT) and Complementary To
Absolute Temperature (CTAT) temperature equivalent signal. These
sensors are capable of operating at ultra low power and can sense tem-
perature with moderate inaccuracy [X]-[XII].
5
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2. Radio Frequency Energy Harvesting
2.1 Overview
Radio frequency (RF) energy transfer and harvesting techniques have re-
cently become alternative methods for powering the next generation of
electronic devices because they offer the possibility of transferring energy
wirelessly. A rectiﬁer (or RF-to-DC converter) is an important compo-
nent present between the received RF signal and the system. It converts
the RF energy to the DC energy and the system uses the rectiﬁed DC
to perform various functions. A typical block diagram of an RF energy
harvesting node/system is shown in Fig. 1.1.
This topology is widely used in wireless sensor networks [23–27], Radio
Frequency Identiﬁcation (RFID) [28–30] and implementation designed for
biomedical instrumentation [31–33].
The power ﬂow in the node (Fig. 1.1) is from the energy-harvesting
unit to the processing unit. Thus, the energy-harvesting unit should de-
liver high performance to maintain high Quality of Service (QoS) from the
node.
2.2 Performance affecting design parameters
The performance of an energy-harvesting unit depends on the conversion
efﬁciencies of the RF-to-DC converter. Therefore, it is necessary to keep
account of the performance affecting parameters to avoid the degradation
of the power conversion chain. In this section, various parameters have
been discussed, which inherently affects the performance of any rectiﬁer.
These discussions include all necessary design guidelines for improving
the performance of the RF-to-DC converter.
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2.2.1 CMOS implementation
In the CMOS technology, a diode-connected Metal Oxide Semiconductor
Field Effect Transistor (MOSFET) is generally used as a diode [34]. Thus,
both N-type Metal Oxide Semiconductor (NMOS) and P-type Metal Oxide
Semiconductor (PMOS) transistors are useful as a rectifying element in
an RF-to-DC converter design. It is well known that a CMOS implementa-
tion is done in four general forms: (i) n-well, (ii) p-well, (iii) twin-well and
(iv) triple-well [35]. In a modern CMOS implementation, either twin-well
or triple-well implementations are the preferred choices [36].
In a CMOS process with a twin-well implementation, an NMOS tran-
sistor resides directly in the substrate as shown in Fig. 2.1. Hence, the
NMOS transistor will introduce high substrate noise compared with the
PMOS transistor, which is sitting inside a well. For this reason, a diode-
connected PMOS transistor is the preferred choice for implementing the
rectiﬁer. Though an NMOS transistor has some inherent performance ad-
vantages over a PMOS transistor; the electron mobility is approximately
twice that of hole mobility hence an n-channel device will have one-half
the ON-resistance (or impedance) of an equivalent p-channel device with
the same geometry under the same operating conditions. Therefore, it
makes an NMOS transistor faster than a PMOS transistor [37].
Referring to Fig. 2.1 it can be noticed that the PMOS transistor has
more parasitic Bipolar Junction Transistor (BJT)s in comparison to the
NMOS transistor in a twin-well implementation. Generally, the lateral
BJTs (NPNlateral and PNPlateral) do not introduce any undesirable parasitic
effects rather, they contribute to the input current and their contributions
depend on the body biasing arrangement [38]. However, the presence of
vertical BJTs (PNPvertical) are the main problem during the working of a
rectiﬁer. This is because it lead towards an increase in the leakage current
due to the periodic forward biasing of the base emitter junctions.
To estimate the loss that occurs in the current because of PNPvertical the
following guideline is suggested.
Consider a diode-connected PMOS transistor shown in Fig. 2.2 where
Vin is the input RF signal applied at the source terminal, and Vout is the
rectiﬁed DC output voltage obtained at the drain terminal. It can be seen
in Fig. 2.2 that the body terminal is tied to the source terminal; hence
the loss in drain current (Id) will be caused due to PNPBvertical. Thus, the
8
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(a)
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A
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(b)
Figure 2.1. (a) NMOS and (b) PMOS transistors with parasitics BJTs in twin well process
implementation.
collector current (Ic) ﬂowing through it is given by [39]:
Ic = IS · exp
(
VBE
VT
)
= IS · exp
(
Vin − Vout
VT
)
(2.1)
where IS is the reverse saturation current in the range of 10−15 amperes
to 10−12 amperes, VBE is the base-emitter voltage and VT is the thermal
voltage which is  26 mV at 300 ◦K.
Similarly, the drain current (Id) [35],[40] ﬂowing through the diode-
9
Radio Frequency Energy Harvesting
Gate
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Ic
Id
Vin Vout
Body-Substrate diode
Figure 2.2. Diode-connected PMOS transistor with parasitic BJTs.
connected PMOS transistor is:
Id = Id0 · exp
(
Vsg
ηVT
)
= Id0 · exp
(
Vin − Vout
ηVT
)
(2.2)
where Id0 is the saturation current, Vsg is the source-gate voltage and η is
the subthreshold slope. Dividing (2.2) with (2.1) will result in:
Id
Ic
=
Id0
IS
(2.3)
It can be noticed that equation (2.3) provides a dependency between cir-
cuit controlled currents (Id, Ic) and device dependent currents (Id0, Is).
Hence, to reduce the loss in drain current (Id), the ratio (2.3) should be
maximized.
In the literature IS and Id0 [35], [40] are deﬁned as:
IS = AE · JS (2.4)
and
Id0 = AM · 2ημpCOXV 2T exp
(
Vthp
ηVT
)
= AM · IM (2.5)
where AE is the junction area, JE is the current density, μp is the mobility,
COX is the oxide capacitance value, Vthp is the threshold voltage, and AM
is the area of the MOSFET.
By substituting (2.4), (2.5) in (2.3), the ratio between drain current (Id)
and collector current (Ic) will be expressed in terms of the geometry and
process parameters of the transistor.
Id
Ic
=
IM
JS︸︷︷︸
Process
· AM
AE︸︷︷︸
Geometry
(2.6)
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Hence, to maximize (2.6) a transistor layout will be an important design
parameter for a designer.
Considering a PMOS transistor with a aspect ratio of n · W/L where n
is the number of ﬁngers, W and L is the width and length of the basic
cell. The junction area (AE) and the MOSFET area (AM ) can be easily
S D S D S
G
Ld
W
L
Figure 2.3. Example of a layout with number of ﬁngers (n) equal to 4.
calculated from a layout shown in Fig. 2.3 as:
AE = n ·W · Ld (2.7)
AM = n · W
L
By substituting (2.7) in (2.6) will result in:
Id
Ic
=
IM
JS
· 1
L · Ld (2.8)
It can be concluded from equation (2.8) that a selection of smaller gate
and diffusion lengths will reduce leakage due to parasitic vertical BJT.
2.2.2 Transistor sizing and operating frequency
It has been shown in equation (2.8) that the dimension of the transistor is
an important factor to improve its performance. This performance is gen-
erally measured in terms of the conversion efﬁciency. Typically, in a recti-
ﬁer circuit a MOSFET is either used as a switch or implemented in diode-
connected conﬁguration. In these implementations the ON-resistance
RON of MOSFET is an important design parameter. The RON of a PMOS
11
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transistor is given by:
RON =
1
μpCOX
(
W
L
)
(Vsg − |Vthp|)
(2.9)
where Vsg is the source-gate voltage.
It can be observed in (2.9) that the aspect ratio (W/L) is the primary design
parameter. The increasing aspect ratio will lead to reduced ON-resistance
and thus, will produce a larger saturation current. However, it will also
increase the reverse current and parasitic capacitances. A higher reverse
current will cause a reduction in the conversion efﬁciency of the rectiﬁer
[34]; while the presence of a large parasitic capacitance will proportion-
ately result in lower bandwidth [41].
To further explain the impact of transistor sizes, the transient simula-
tions have been performed on a diode-connected PMOS transistor (Fig.
2.2). These results are obtained by using the RF signal of peak ampli-
tude 0.5 V with different RFID frequencies (fRF ) for a resistive-capacitive
load of value 30 kΩ || 5 pF. The simulations are performed using a stan-
dard 0.18 μm CMOS technology by using the Spectre simulator in the
Cadence environment. The performance of the rectiﬁer is evaluated in
terms of Voltage Conversion Efﬁciency (VCE) and Power Conversion Efﬁ-
ciency (PCE).
The VCE parameter is deﬁned as:
V CE(%) = 100 ·
(
Vout
Voutideal
)
(2.10)
where Vout is the rectiﬁed output DC voltage and Voutideal is its ideal value.
The PCE parameter is given by:
PCE(%) = 100 ·
(
Pout
Pin
)
= 100 ·
(
Rin
RL
)
·
(
Vout
Vin
)2
(2.11)
where Pout is the output power across resistive load and Pin is the input
RF power to the rectiﬁer, Rin is the input resistance value of the rectiﬁer,
RL is the load resistance value and Vin is the peak input RF voltage am-
plitude.
The values of VCE (%) and PCE (%) parameters obtained after the tran-
sient simulations are shown in Fig. 2.4.
The following conclusions can be drawn from Fig. 2.4:
1. The curves exhibit dependence over the transistor width. At low input
RF frequency (13.56 MHz) the variation follows higher degree polyno-
mial. But, with an increase in input RF frequency the functional depen-
dency converges towards a parabolic nature.
12
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Figure 2.4. Simulation results of (a) VCE and (b) PCE with varying transistor width at
different input RF frequencies for minimum length transistor.
2. It is possible to comment that for lower input RF frequency (<13.56
MHz) values, the power conversion efﬁciency will approach towards the
ideal value of 40.6%.
3. The conversion efﬁciencies have been reduced with an increase in in-
put signal frequency and transistor size. This phenomenon is due to an
increase in reverse current and higher parasitic capacitances.
4. One of the most important observations is the presence of the maxima
of VCE and PCE curves at different values of transistor width. This be-
havior will introduce a trade-off for the designer between the selection of
either maximum PCE or maximum VCE in a rectiﬁer implementation.
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2.2.3 Sizing of load, ﬂy capacitors and number of stages
In practice, a single-stage rectiﬁer is insufﬁcient to produce an output
voltage (≥ 2Vth) value required to drive any typical CMOS circuit arrange-
ment from a received small signal amplitude ( Vth).
Hence, to obtain a higher voltage level a cascade arrangement is made
by using a series of rectiﬁers. This stacked conﬁguration, which is often
known as the Voltage Multiplier (VM) circuit, is shown in Fig. 2.5.
RF
Source
Vmsin(ωt)
Cfly
D1
D2
Cout
Cout
Cstorage
2Vm
(I-stage)
4Vm
(II-stage)
2NVm(Nth-stage)
RL
Cfly
D3
D4
Cfly
DN−1
DN
Figure 2.5. Voltage multiplier circuit.
It can be seen that, the arrangement is powered up by using an RF
source of peak amplitude value Vm. Each stage of the voltage multiplier
is a voltage doubler. Thus, the ﬁrst stage (I-stage) is generating the out-
put DC voltage equal to twice the peak RF amplitude value (2Vm). This
progression will continue theoretically with the increase in the number
of stages (N); thus, the maximum output DC voltage value of 2NVm will
be obtained after the Nth stage. Generally, diodes (D1..DN ) in this archi-
tecture are implemented by using the Schottky diode [42], [43–46], or a
diode-connected MOSFET [47–52]
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It can be observed in Fig. 2.5 that the schematic is constituted by the
three circuit components: (i) the load capacitor per stage (Cout), (ii) the
ﬂy capacitor (Cfly), and (iii) the diode (D). The criteria for the sizing of
the diode was discussed in the previous subsection. The following subsec-
tions present the design considerations for load capacitor per stage (Cout),
ﬂy capacitor Cfly and the number of stages (N) used in the VM circuit
implementation.
2.2.3.1 The value of load capacitor/stage
The value of the load capacitance per stage (Cout) is a function of the per-
missible peak-to-peak ripple voltage (ΔVripple) amplitude, which is given
as [53]:
ΔVripple =
Iload
Cout fRF
(2.12)
where Iload is the target load current and fRF is the received RF frequency.
It can be seen in (2.12) that the increase in Cout will result in less ripple
voltage from the load current droop.
2.2.3.2 The value of ﬂy capacitor
RF
Source
[VRF ]
Cfly
D1
D2
Cout RL
Vout
Figure 2.6. Single-stage rectiﬁer.
A schematic of the single-stage rectiﬁer is shown in Fig. 2.6, which is
a half-wave voltage doubler (I-stage, Fig. 2.5). In the ﬁgure, D1 and D2
are the diode-connected MOSFET, Cfly and Cout are the ﬂy and output
capacitors respectively, RL is the resistive load and an RF source VRF =
Vm sin(ωt) is used.
It should be noted that the analysis has been done by considering ideal
components in the schematics. When the negative half cycle of the RF
sinusoidal input waveform will appear, the diode D1 will become forward
biased. Thus, the ﬂy capacitor Cfly will enter into charging phase. As a
result a DC voltage VDC will appear across it (Fig. 2.7(a)). Ideally, this
15
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Cfly−VRF
VDC
(a)
Zfly
Zout RL
Vout
VDC
+VRF
(b)
Figure 2.7. (a) Charging phase and (b) Discharging phase of single-stage rectiﬁer.
value is equal to the peak value of the input RF signal Vm. Since there is
no path for capacitor Cfly to discharge into, it remains fully charged.
During the positive half cycle, the diode D1 is reverse biased blocking
the discharging of Cfly. The voltage VDC which was developed across Cfly
will appear in series with the voltage supply and hence provide a DC shift
to the input RF signal. Meanwhile, the diode D2 will become forward
biased and start charging up the capacitor Cout. As a result, a voltage Vout
will appear across the capacitor Cout which will ideally equal to twice the
peak voltage value (Vm) of the input signal. The equivalent circuit for this
phase is shown in Fig. 2.7(b).
Referring to Fig. 2.7(b), consider a voltage source of value (VRF + VDC)
with a source impedance of value Zfly connected to the load impedance of
value Zout||RL.
According to classical power transfer theorem:
Zfly = Zout||RL =⇒ Cfly = 1
ωRL
+ Cout (2.13)
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It can be observed from 2.13 that the Cﬂy > Cout. Similarly, higher load
resistor values (i.e.RL → ∞) will result in Cfly = Cout. Hence, increas-
ing Cout will result in a large Cfly and thus, unnecessarily increases both
circuit size and input capacitance.
Fig. 2.8 shows the transient simulation results of maximum VCE and
maximum PCE approaches for a single-stage of the VM circuit (Fig. 2.6).
1 3 5 10 15 20
0
10
20
30
Cout
Capacitor (pF) (Cﬂy)
V
C
E
(%
)
13.56 MHz 433 MHz 915 MHz
(a)
1 3 5 10 15 20
5
10
15
20
25
30
Cout
Capacitor (pF) (Cﬂy)
P
C
E
(%
)
13.56 MHz 433 MHz 915 MHz
(b)
Figure 2.8. Simulation results of (a) VCE and (b) PCE with varying coupling capacitor
size at different input RF frequencies.
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The size of a diode-connected MOSFETs (D1 and D2) is selected by using
the performance plots shown in Fig. 2.4. The load capacitor (Cout) value is
selected as 5 pF and the current requirement has been emulated in terms
of a load resistor (RL) of value 30 KΩ. The RF signal of peak amplitude
0.5 V is used in transient simulations. Simulation results verify equation
(2.13) that the ﬂy capacitor Cfly should be equal to or greater than the
load capacitor per stage Cout to achieve high conversion efﬁciency.
2.2.3.3 Number of stages
Theoretically with any increase in the number of stages (N), the Vout to Vin
ratio will also increase (Fig. 2.5). In practical implementations, however
an increase in the number of stages, increases the losses and hence the
output DC voltage Vout decreases.
Fig. 2.9 shows the comparison between the ideal output DC voltage
with the simulated output DC voltage obtained from the voltage multi-
plier with an increasing number of stages (N). The simulation environ-
ment parameters used to obtain the results are listed in Table. 2.1. It can
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Figure 2.9. Simulated output DC voltage with increasing number of stages (N).
be observed from Fig. 2.9 that with an increase in the number of stages,
the losses in the voltage multiplier increase correspondingly. Referring
to Fig. 2.9 a empirical formula to estimate the output DC voltage can be
written as:
Vestimate = 2NVm − χ ∗N (2.14)
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Table 2.1. Simulation environment used to evaluate voltage multiplier.
S.No. Parameter Value
1 Architecture Fig. 2.5
2 Peak RF amplitude 500 mV
3 RF frequency 433 MHz
4 Number of Stages 1,2,4,8
5 Simulation Type
Harmonic Balance
with 20 Harmonics
6 Transistor PMOS
7 Size 4*10 μm/0.18 μm
8 Fly capacitor Cfly size 5 pF
9 Capacitor/output stage Cout size 5 pF
10 Load Capacitive only
where N is the number of stages, Vm is the peak input RF amplitude and
χ is the voltage loss (0.2 V) in a single-stage.
Zin
D1 D2 D3 DN
Figure 2.10. AC equivalent schematic of N-stage voltage multiplier circuit.
When a voltage multiplier is employed with a resistive load, then its
performance becomes affected by both the number of stages (N ) and the
resistive load value (RL). To understand this phenomenon, consider the
AC equivalent circuit of the voltage multiplier of Fig. 2.5 as drawn in Fig.
2.10.
In practice, the input power (Pin) is the sum of the output power (Pout)
and the power lost in each branch (Ploss). In this case (Fig. 2.5), only half
of the diodes (N2 ) will act during the conversion. Therefore:
Pin = Pout +
N
2
· Ploss (2.15)
where Pin is given by:
Pin =
V 2m
2Rin
(2.16)
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and Rin is the input resistance of the voltage multiplier. By using (2.16)
in (2.15) will result in:
Rin =
V 2m
2
(
Pout +
N
2 Ploss
) (2.17)
Considering that the diodes are lossless, then Pout = Pin and Vout will be
equal to 2NVm hence:
V 2m
2Rin
=
V 2out
Rout
=⇒ Rin = RL
2N2
(2.18)
The equation (2.18) shows that with an increase in the number of stages
(N ), the input resistance (Rin) of the rectiﬁer will decrease for a given
value of load resistance (RL). The simulated values of Rin with N are
shown in Fig. 2.11. The simulation environment parameters used are
listed in Table. 2.1 with the exception of the load condition. Here a re-
sistive load of value 10 KΩ was selected to perform these simulations.
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Figure 2.11. Variation of input resistance with increasing number of stages (N).
It can be veriﬁed from Fig. 2.11 that the simulated values of Rin follows
equation (2.18). Thus, it can be concluded that the trend in the reduc-
tion of the input resistance with the number of stages will increase the
input power (2.16), which will inherently decrease the power conversion
efﬁciency (2.11). The simulation-based result obtained for the power con-
version efﬁciency by using a resistive load of 10 KΩ is shown in Fig. 2.12
which veriﬁes this conclusion.
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Figure 2.12. Variation of power conversion efﬁciency with increasing number of stages
(N).
2.2.4 Matching network
Ideally, the matching network (Fig.1.1.) is a lossless network placed be-
tween the RF source (antenna) and the load (rectiﬁer). The purpose of
a matching network is to provide a narrow-band impedance and voltage
transformation between the two ports. It is one of the contributing factors
to the overall efﬁciency of an energy harvesting unit as shown in equation
(2.19):
ηehu = ηantenna · ηmatch · ηrect (2.19)
where ηantenna is the efﬁciency of the antenna, ηmatch is the efﬁciency of
the matching network, and ηrect is the efﬁciency of the rectiﬁer. In prac-
tice, the signal strength of a received RF signal is small, therefore along
with the power-matching, a voltage gain-boosting is also mandatory for
the matching network [45], [54], [55].
Fig. 2.13 shows a simpliﬁed schematic of an OFF-chip power-matching
and gain-boosting network used in this work. The component models
for the capacitor and inductor are selected from [56] and [57] respec-
tively. The I/O pad and the rectiﬁer are modeled as parallel RC cir-
cuits (Rpad||Cpad) and (Rrect||Crect) respectively. In the following analy-
sis, for simplicity, it has been considered that the series elements con-
tribute in source impedance (Zsource) while parallel elements form the in-
put impedance (Zin). Thus, in the schematic the source impedance (Zs) is
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Figure 2.13. Matching network.
given by:
Zs = (Rant +Rsc) + j
(
ωLsc − 1
ωC
)
(2.20)
where Rant is the antenna resistance, Lsc and Rsc are the residual induc-
tance and the resistance in the lead wires and electrodes, and C is an
actual capacitor. Rewriting (2.20) as:
Ys =
1
(Rant +Rsc)
⎛
⎜⎜⎝
1− jQc
([
ω
ωsrfc
]2 − 1)
1 +Q2c
[
ω
ωsrfc
]2
⎞
⎟⎟⎠ (2.21)
where, ωsrfc is the self-resonating frequency of capacitor (C) with parasitic
inductance Lsc [58] and [59], Qc is the quality factor of capacitor C, and it
is deﬁned as 1ωC(Rant+Rsc) .
Similarly, input admittance (Yin) is given by:
Yin =
1
Req
+ j
(
ωCeq − 1
ωLp
)
(2.22)
In (2.22), Req and Ceq are the total equivalent shunt resistance and capac-
itance respectively, given as follows:
Req = R
p
sl||Rpad||Rrect (2.23)
Ceq = Cp + Cpad + Crect
Solving (2.22) will result in:
Yin =
1
Req
+ j
⎛
⎜⎝
[
ω
ωsrfl
]2 − 1
ωLp
⎞
⎟⎠ (2.24)
where ωsrfl is the self-resonating frequency of an inductor (Lp) with a
shunt capacitance (Ceq).
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It is known from fundamental theory on matching networks that to
transfer maximum power the following condition holds:
Yin = Y
∗
s (2.25)
Hence, by comparing the real parts it will result in:
Req
Rant +Rsc
= 1 +
(
1−
[
ω
ωsrfc
]2)
Q2c (2.26)
Assuming ωsrfc >> ω , than (2.26) is simpliﬁed to:
Req
Rant +Rsc
= 1 +Q2c (2.27)
Similarly, by comparing the imaginary parts will result in:
ψc
ωLp
=
ψl
ωC(Rant +Rsc)2
·
(
1
1 + (ψlQc)2
)
(2.28)
where
ψc =
(
1−
[
ω
ωsrfc
]2)
ψl =
([
ω
ωsrfl
]2
− 1
)
Typically ψlQc >>1 hence (2.28) can be written as:
ω2 = ω2LC · ψl · ψc (2.29)
where
ωLC =
1√
LpC
Assuming that ωsrfc, ωsrfl >> ω then (2.29) is simpliﬁed to:
ω = ωLC (2.30)
The power distribution equivalent circuit of Fig. 2.13 is shown in Fig.
2.14.
Thus, the power conversion efﬁciency η will be:
η(%) = 100 · Prect
Pin
= 100 ·
(
Rant
Rrect
)(
Req
Rant +Rsc +Req
)2
(2.31)
where Pin is the power obtained from the RF source and Prect is the power
delivered to the rectiﬁer. It is evident from (2.31) that the equivalent
resistance Req (2.21) inﬂuences the power efﬁciency of the system. As a
result, the efﬁciency is always less than 100%.
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Figure 2.14. Power distribution network.
It has been pointed out earlier that a voltage gain is also demanded
from the matching network. Therefore consider a matching network with
a voltage gain of Av: the voltage appearing across the rectiﬁer will be
Vrect = AvVant. Thus, the power delivered to the matching network will
become:
PL =
V 2rect
Rsc +Req
=
(AvVant)
2
Rsc +Req
(2.32)
It is well known that if the matching is ideal, then the maximum power
delivered is given by:
Pmaxeq =
V 2ant
4Rant
(2.33)
By equating (2.32) and (2.33) it is obtained that:
Av =
1
2
√(
Rsc +Req
Rant
)
(2.34)
The conclusions from the above analyses are as follows:
1. The self-resonant frequency of the discrete components must be greater
than the matching frequency.
2. The voltage gain boosting is proportional to the quality factor of the
discrete components from (2.27) and (2.34).
3. The I/O pads also affect the power conversion and gain boosting ability
of the matching network.
4. Estimation of the parasitic resistances is necessary before designing
the rectiﬁer to make Rrect dominant on parasitic resistances (2.21).
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2.2.5 Figure of merits
The performance evaluation of the rectiﬁer is done by using the following
ﬁgure of merits.
2.2.5.1 Voltage conversion efﬁciency
The RF-to-DC converter (or rectiﬁer) is an AC/DC converter and the level
of output DC voltage will determine the capability to drive the load such
as a transmitter or a receiver. The voltage conversion efﬁciency (VCE) is
measured to determine the level of output DC voltage for a given peak RF
amplitude. The VCE is deﬁned as:
V CE(%) = 100 · Vdc
Vdc ideal
=
Vdc
Av · 2N · Vin (2.35)
where Vdc is the output DC voltage from the rectiﬁer, Vdcideal is the ideal
DC voltage from the rectiﬁer, N is the number of stages of the voltage
multiplier, Vin is the peak signal amplitude of the input RF signal and Av
is the voltage gain of the gain-boosting matching network.
2.2.5.2 Power Conversion Efﬁciency
The power conversion efﬁciency (PCE) is the ratio of the DC output power
(Pdc) to the power delivered to the rectiﬁer (Pin) given as follows:
PCE(%) = 100 · Pdc
Pin
= 100 ·
(
V 2DC
RL
)
·
(
1
Psource(1− |Γ|2)
)
(2.36)
where VDC is the rectiﬁed output DC voltage across the load resistor (RL),
Pin is the actual power delivered to the rectiﬁer, which is calculated in
terms of Psource and Γ. In (2.36) Psource is the power available from the RF
generator and |Γ| is the reﬂection coefﬁcient which is deﬁned as,
|Γ|2 =
⎧⎪⎨
⎪⎩
|S11|2 for a single input rectiﬁer
|Sdd11|2 + |Scd11|2 for a differential input rectiﬁer
(2.37)
Here S11 is the single-ended reﬂection coefﬁcient with Sdd11 and Scd11 be-
ing the mixed mode differential-to-differential and differential-to-common
mode reﬂection coefﬁcients respectively, which are measured by using the
Voltage Network Analyzer (VNA).
2.3 Proposed RF-to-DC converters
In RF energy harvesting applications the industrial, scientiﬁc and med-
ical (ISM) bands at 433 MHz and 902- 928 MHz are most conveniently
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used due to lower path loss with respect to the higher RF bands. Addi-
tionally, in this frequency range, a high 4W Effective Isotropic Radiated
Power (EIRP) is sanctioned by the regulatory bodies [60–62] thus, allow-
ing long node distance from the power transmitting module.
It is well known from the standard Friis free-space propagation equation
[63] that the power available to the antenna is inversely proportional to
d2 where d is the link distance. Thus, the input power delivered to the
RF energy harvesting module will be low in order to maximize the link
length. As a result the micro-watt (μW) power budget is estimated for
remote RF-powered devices.
The minimum incident power level that is required by a rectiﬁer is a
function of the threshold voltage of rectifying devices, i.e. diodes and tran-
sistors. In the published literature, two methods have been adopted to de-
crease the threshold voltage. In the ﬁrst method, devices like a Schottky
diode [64], Zero-Vth diode [65] or Native transistors [51] are used. It is well
mentioned in the literature that these devices require additional fabrica-
tion steps. Hence, they do not provide cost-effective mass production. As a
solution to this issue, a circuit-based method is a preferred choice. In this
method, rectiﬁers are implemented by using standard CMOS transistors.
Later, additional circuit arrangements are used to reduce the threshold
voltage of these transistors [66], [67], [68].
In this research, three approaches are proposed to improve the perfor-
mance of the rectiﬁer. The aim of these methods is to reduce the thresh-
old voltage inﬂuence in the rectiﬁer. In the ﬁrst method, the involve-
ment of the body terminal in designing the rectiﬁer is proposed. While
in the second method, the performance improvement of the rectiﬁer was
demonstrated by the use of the auxiliary circuits. The proposed third ap-
proach was targeted to the designing of voltage multiplier circuits. In this
method, a signaling scheme has been proposed to improve the conversion
performance of the voltage multiplier circuits.
A brief discussion of the proposed three methods follows here after.
2.3.1 Design based on controlling body voltage
The essential feature for achieving high rectiﬁcation efﬁciency in a rec-
tiﬁer is the low threshold voltage (Vth). One obvious solution would be
is the use of a Zero-Vth [52] MOSFET. Unfortunately, however it suffers
from reverse conduction loss. In addition, it will require an additional fab-
rication cost, which is not cost effective for mass production. In this work,
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the aim has been rather to develop the circuit-based methods, which are
capable of altering the threshold voltage of the switching transistors of
the rectiﬁers.
In literature, the dependency of the threshold voltage (Vthn) with the
source-body voltage (VSB) is given in (2.38) for the NMOS transistor [35].
Vthn = Vthn0 + γ ·
√
2 · φF + VSB −
√
2 · φF (2.38)
where, Vthn0 is the zero-bias threshold voltage, γ is the body-effect coefﬁ-
cient, φF is the ﬂat-band voltage and VSB is the source-body voltage.
It can be noticed from equation (2.38) that the body-source voltage VSB
is the only circuit-based parameter. In order to understand the effect of
the body-source voltage, the DC simulations were performed on the circuit
arrangement shown in Fig. 2.15. The characterization of the transistor
was done by varying the body-source voltage VSB in the range of -1.8 V
to 1.8 V. In these simulations, the gate-source voltage VGS and the drain-
source voltage VDS were ﬁxed at 900 mV and 1.8 V respectively. The as-
pect ratio of the NMOS transistor used for the simulation was 20 μm/0.18
μm. The simulated characterization plots for the threshold voltage, the
G
VGS
S VBS VDS
D
B
Figure 2.15. Circuit setup used for NMOS transistor characterization.
drain and the body currents are shown in Fig. 2.16(a), Fig. 2.16(b) and
Fig. 2.16(c) respectively. The plots are divided into two regions depend-
ing on the source-body voltage. The region between 1.8 V ≤ VSB < 0 V
is termed as the ‘Reverse body’, while the region between 0 V < VSB ≤
1.8 V is termed as the ‘Forward body’ as shown in Fig.2.16. The VSB = 0
V corresponds to the zero-body biased condition where the threshold volt-
age of the transistor is equal to Vthn0 (2.38). Conventionally, VSB = 0 V, i.e.
the body terminal tied to the source terminal is preferred during CMOS-
based rectiﬁer circuit implementations [69]. This arrangement enables
the threshold voltage value of the switching transistors to be set at Vthn0.
It is observed from the simulation plots that by increasing the source-body
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Figure 2.16. NMOS transistor characterization plots obtained by varying source-body
voltage.
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voltage the threshold voltage decreases. This variation is approximately
±50% from Vthn0, thus it veriﬁed the dependence of the threshold voltage
(Vthn0) on the source-body voltage (VSB) as mentioned in equation (2.38).
This phenomenon, nevertheless, does not progress well for a higher
value of VSB. It can be seen in Fig. 2.16 that for the values of VSB ≥
0.7 V, two phenomena occur. First, the variation in the threshold voltage
becomes independent of the source-body voltage (Fig. 2.16(a)) and second,
the magnitude of the body-current becomes comparable to or greater than
the drain current (Fig. 2.16(c) and Fig. 2.16(b)).
G
S
D
B
DP1
DP2
Figure 2.17. NMOS transistor with parasitic diodes.
To understand this phenomenon, consider Fig. 2.17 where Dp1 and Dp2
are the parasitic diodes associated with the NMOS transistor. The con-
tributions of these parasitic diodes can be estimated depending upon the
source-body voltage value. When VSB = 0 V, only the diode Dp1 and when
VSB < 0.7 V and = 0 V both the diodes Dp1 and Dp2 are in reverse biased
conﬁguration. But when VSB > 0.7 V the diodes have become forward
biased and as a result higher body current values started ﬂowing. There-
fore, the usage of VSB lower than 0.7 V has been recommended in the
literature [70].
In this research, the ability of the body-source voltage to reduce the
threshold voltage has been exploited in the designing of the rectiﬁer cir-
cuit. These methods are categorized as static and dynamic control of the
body-source voltage.
2.3.1.1 Static control of body-source voltage
In this method, a static DC control voltage is applied to the body termi-
nal to pull down the threshold voltage of the MOSFET. This method is
widely used in subthreshold-based digital circuit design. Since, the use of
body biasing methods in the subthreshold region ensures fast switching
with an effectively turning OFF of the devices during an ideal state. One
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such method is the Swapped Body Bias (SBB) scheme [71]. This mech-
anism is also known as Forward Body Bias (FBB). This simple scheme
was implemented in the classical high efﬁciency differential rectiﬁer [72]
to obtain static body voltage values. The circuit arrangements for single-
stage rectiﬁers are shown in Fig. 2.18. It can be seen in Fig. 2.18(b) that
to implement an SBB arrangement, the body terminal of the NMOS tran-
sistor is connected to the source terminal of the PMOS transistor, and vice
versa is done for the PMOS transistor.
MpMn
MpMn
Cs RL
RFin(+)
RFin(−)
VDCout
Cp
(A)
Cp
(B)
(a)
MpMn
MpMn
Cs RL
RFin(+)
RFin(−)
VDCout
(A)
Cp
Cp
(B)
(b)
Figure 2.18. (a) Conventional and (b) SBB-based differential rectiﬁer.
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The transient simulations were performed for the resistive load (RL) of
values 1 KΩ, 10 KΩ, 100 KΩ and 1 MΩ. The values of the ﬂy capaci-
tor Cp and the storage capacitance Cs were selected as 5 pF and 10 pF
respectively. It should be noted that the aspect ratio of the transistors
conventional rectiﬁer were optimized for 10 KΩ and later the SBB mech-
anism was implemented.
Table 2.2. Performance summary and comparison of differential rectiﬁers.
Single-Stage Architecture
Conventional (conv) Proposed (sbb) Δ=sbb-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 49.79 -3.588 0.47 54.11 -3.67 0.49 4.32 -0.08 0.02
10 68.52 -13.62 0.56 71.83 -15.67 0.44 3.31 -2.05 -0.12
100 55.93 -24.60 0.44 72.26 -27.68 0.35 16.33 -3.08 -0.09
1000 15.50 -30.31 0.38 53.58 -38.24 0.28 38.08 -7.93 -0.10
Three-Stage Architecture
Conventional (conv) Proposed (sbb) Δ=sbb-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 15.02 0.25 0.4 15.18 1.01 0.44 0.16 0.76 0.04
10 62.80 -2.29 1.93 61.91 -4.41 1.50 -0.89 -2.12 -0.43
100 67.07 -15.16 1.43 68.52 -17.45 1.11 1.45 -2.29 -0.32
1000 33.92 -24.60 1.03 32.99 -23.96 1.15 -0.93 0.64 0.12
In this optimizations, the constraint was the maximization of the power
conversion efﬁciency. Hence, the achieved voltage conversion efﬁciency
or the output DC voltage from the proposed architecture is lesser than
the conventional architecture (Refer to section.2.2.2). The resultant opti-
mized aspect ratio for PMOS (Mp) and NMOS (Mn) is 20 μm/0.18 μm.
The detailed post-layout simulation results of the power conversion efﬁ-
ciency and the output DC voltage of single-stage and three-stage conven-
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tional and proposed rectiﬁers are shown in Fig. 2.24, Fig. 2.25, Fig. 2.26
and Fig. 2.27 respectively for an input RF frequency of 433 MHz. The
performance summary of the conventional and the proposed rectiﬁer is
listed in Table. 2.2
It can be observed from Table. 2.2 that the sensitivity of an SBB-based
differential rectiﬁer towards a low RF power level has been increased
by ≈-2.5 dB. This phenomenon of the increased sensitivity towards low
voltage amplitude levels is also reported in [71]. The power conversion
efﬁciency of the proposed rectiﬁer has been considerably increased in a
single-stage conﬁguration and is comparable with a conventional differ-
ential rectiﬁer in three-stage conﬁguration depending upon the load con-
dition.
2.3.1.2 Dynamic control of body-source voltage
In [73], it was demonstrated experimentally for Silicon-On-Insulator (SOI)
that the dynamic control of the threshold voltage is possible by tying the
body terminal to the gate terminal, and this arrangement is referred as
Dynamic Threshold Metal Oxide Semiconductor (DTMOS).
The DTMOS approach was used in publication [I] for designing a diode-
connected PMOS transistor using a standard CMOS technology. Mea-
sured results show that the DTMOS-biased single-stage all-PMOS recti-
ﬁer results in achieving 7 % higher power conversion efﬁciency in com-
parison with a conventional Body Tied to Source Metal Oxide Semicon-
ductor (BTMOS) biasing-based CMOS rectiﬁer by using a 25% lower RF
input power level.
The applicability of the DTMOS arrangement was also considered in
other standard architectures used in RF-to-DC conversion. To perform
this study, the high performance Self Vth Cancellation (SVC) CMOS rec-
tiﬁer [74] was selected in publication [II]. The post layout simulation re-
sults show that the settling time of a DTMOS-biased SVC rectiﬁer, consis-
tently decreases by 50% for various input RF signal amplitudes compared
to the BTMOS-biased SVC rectiﬁer. It was observed that both PCE and
VCE performance was improved by a factor of two at the trigger volt-
age (0.5 V) [74] in the DTMOS-biased SVC rectiﬁer as compared to the
BTMOS-biased SVC rectiﬁer.
In addition, the DTMOS arrangement was also implemented in a clas-
sical high efﬁciency differential rectiﬁer [72]. The circuit arrangement is
shown in Fig. 2.19. It can be seen from the ﬁgure that the body termi-
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Figure 2.19. DTMOS-biased differential rectiﬁer.
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Figure 2.20. (a) Charging and (b) Discharging phase of DTMOS-biased differential recti-
ﬁer.
nal of the transistors are connected to the gate terminal thus forming the
classical DTMOS biasing. When a negative (RFin(−)) and a positive half
(RFin(+)) appear at nodes (A) and (B) respectively, the rectiﬁer enters into
charging phase (Fig. 2.20(a)). During this phase, NMOS (Mn) enters into
conduction mode while PMOS Mp enters into non-conduction mode of op-
eration. Since the rectiﬁer is DTMOS-biased hence the presence of RFin(+)
at the common gate terminals (node (B)) generates forward body biasing
for Mn and reverse body biasing for Mp therefore there will, ideally, be
no leakage towards the load (RL) via Mp. Similarly, when the rectiﬁer
enters into discharging mode (Fig. 2.20(b)), the body biasing condition
reverses for Mn and Mp ensuring that leakages via Mn will be absent.
Thus, the presence of dynamic body biasing results in an improvement in
the sensitivity of the rectiﬁer towards a low input RF power level, with a
considerable increase in the power conversion efﬁciency.
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In the design, the aspect ratio of transistors (Mp and Mn) were deter-
mined by performing optimization with a constraint of high power efﬁ-
ciency. This optimized value is 10 μm/0.18 μm. For the optimization, the
ﬂy capacitor (Cp) and storage capacitor (Cs) were ﬁxed as 5 pF and 10 pF
respectively. It can be noticed that the optimized aspect ratio is reduced
by a factor of two as compared to the aspect ratio of the conventional dif-
ferential rectiﬁer (20 μm/0.18 μm).
Table 2.3. Performance summary and comparison of differential rectiﬁers.
Single-Stage Architecture
Conventional (conv) Proposed (dtmos) Δ=dtmos-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 49.79 -3.588 0.4726 46.17 -5.042 0.385 -3.62 -1.45 -0.09
10 68.52 -13.62 0.5605 73.25 -15.87 0.4364 4.73 -2.25 -0.12
100 55.93 -24.6 0.4405 69.97 -27.4 0.3568 14.04 -2.80 -0.08
1000 15.5 -30.31 0.3796 33.86 -35.76 0.2995 18.36 -5.45 -0.08
Three-Stage Architecture
Conventional (conv) Proposed (dtmos) Δ=dtmos-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 15.02 0.2527 0.4035 20.08 2.063 0.5744 5.06 1.81 0.17
10 62.8 -2.288 1.929 64.15 -4.801 1.46 1.35 -2.51 -0.47
100 67.07 -15.16 1.431 52 -16.38 1.095 -15.07 -1.22 -0.34
1000 33.92 -24.6 1.029 14.85 -22 0.9683 -19.07 2.60 -0.06
The post-layout transient simulations were done for the resistive load
RL of the values 1 KΩ, 10 KΩ, 100 KΩ and 1 MΩ. The performance sum-
mary and comparison of the proposed rectiﬁer with the conventional rec-
tiﬁer for single and three-stage architecture is listed in Table. 2.3. The
detailed post-layout simulation results of the power conversion efﬁciency
and the output DC voltage of single-stage and three-stage conventional
and proposed rectiﬁers are shown in Fig. 2.24, Fig. 2.25, Fig. 2.26 and
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Fig. 2.27 respectively for an RF frequency of 433 MHz. It can be ob-
served in Table. 2.3 that the DTMOS biasing exhibits considerable im-
provement in the power conversion efﬁciency (<+4 %) and with the lower
input RF power level (<-2 dB) in single-stage architecture as compared to
a conventional rectiﬁer for the resistive load values ≥ 10 KΩ In the three-
stage conﬁguration, the performance of the proposed rectiﬁer is compara-
ble with the conventional rectiﬁer for heavy-load conditions (1 KΩ and 10
KΩ). On the contrary, power conversion efﬁciency has been reduced by 15
% in a three-stage conﬁguration for light-load conditions (RL=100 KΩ, 1
MΩ). This reduction in efﬁciency is due to the generation of a high DC
voltage level at the electrical source terminal of a transistor and conse-
quently the effective source-body voltage increases. The PCE value will
worsen with any further increase in the resistance value, as it will result
in a parallel increase in the body-source voltage. Consequently, the tran-
sistors will cross a safe operating region (as shown in Fig.2.16) and the
conversion performance will be drastically reduced. However, this perfor-
mance behavior of DTMOS biasing demonstrates that it is far more suit-
able for heavy-load conditions which is one of the essential requirement
in RF energy harvesting based designs.
RL
MpMn
MpMn Cs
RFin(+)
RFin(−)
Cp
Cp
Mpaux Mnaux
Mpaux Mnaux
(A)
(B)
VDCout
Figure 2.21. Modiﬁed DTMOS-biased differential rectiﬁer.
An alternate architecture for providing DTMOS biasing to the transis-
tors is proposed in Fig. 2.21. Here biasing to the body terminal of the main
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transistors (Mn and Mp) have been provided by using auxiliary transistors
Mpaux and Mnaux respectively.
Consider, only transistor Mn (Fig. 2.22) for analysis due to the alternate
and similar operation behavior of Mn and Mp transistors. In the ﬁgure,
VdN and VgN are the differential drain and gate voltages of Mn and the
auxiliary PMOS transistor Mpaux .
When a negative (RFin(−)) and a positive half (RFin(+)) appear at nodes
(A) and (B) respectively (Fig. 2.21), transistor Mpaux will be switched-ON
and hence, by applying Kirchoff Voltage Law (KVL) the body voltage VbN
of Mn will become:
VbN = VgN − VgbN (2.39)
where VgbN1 is the voltage between the source terminal and the drain
terminal of Mpaux .
VbN
Mpaux
VdNVsN
MN
VgN
Figure 2.22. Body connection for NMOS transistor.
(CgdN+CgsAP)
S
CgbN
gmAP .vgdN roAP
gmN .vgsN gmbN .vbsN roN
CsbN
D
B
+
-
vgsN
+
-
vbsN
G
(CdbN+CgdAP)
Figure 2.23. Small signal model equivalent of Mn and Mpaux transistors.
This auxiliary transistor acts as an additional rectiﬁer which extracts
a DC voltage value for the body terminals of the main transistors from
the differential RF signal (node (A) and node (B)). The load capacitor to
this rectiﬁer is composed of body parasitic capacitances. To explain this
phenomenon, a small signal model equivalent circuit of Fig. 2.22 is shown
in Fig. 2.23. Here, the source, gate, drain and body terminals of Mn are
denoted by nodes S, G, D and B. The parasitic capacitances associated
with Mn (CgbN , CgdN , CdbN and CsbN ) and with Mpaux(CgsAP and CgdAP )
are considered.
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The drain and the gate voltages have an inﬂuence on the body voltage
through (CdbN + CgdAP ) and CgbN . In the design, the minimum sized as-
pect ratio of 0.22 μm/0.18 μm was selected for the auxiliary transistors to
minimize the parasitic capacitances introduced by them when compared
to those of the primary transistors. Thus, it can be approximated that
(CdbN + CgdAP ) ≈ CdbN . Through simulations, it has been found that the
Table 2.4. Performance summary and comparison of differential rectiﬁers.
Single-Stage Architecture
Conventional (conv) Proposed (body) Δ=body-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 49.79 -3.60 0.47 55.62 -3.351 0.52 5.83 0.24 0.04
10 68.52 -13.62 0.56 69.52 -16.73 0.39 1.00 -3.11 -0.18
100 55.93 -24.6 0.44 61.11 -27.12 0.35 5.18 -2.52 -0.10
1000 15.5 -30.31 0.38 25.98 -35.26 0.28 10.48 -4.95 -0.10
Three-Stage Architecture
Conventional (conv) Proposed (body) Δ=body-conv
RLoad Peak Pin Out Peak Pin Out Peak Pin Out
KΩ
PCE
(dBm)
DC PCE
(dBm)
DC PCE
(dB)
DC
(%) (V) (%) (V) (%) (V)
1 15.02 0.25 0.41 24.5 1.474 0.60 9.48 1.22 0.19
10 62.8 -2.30 1.93 67.22 -5.582 1.37 4.42 -3.29 -0.56
100 67.07 -15.16 1.4 73.37 -17.78 1.11 1.106 -2.62 -0.33
1000 33.92 -24.6 1.03 69.14 -30.43 0.80 0.7916 -5.83 -0.24
charging and discharging of the body terminal voltage follows the drain
terminal voltage, which indicates that the inﬂuence of CdbN on VbN dom-
inates compared to that of CgbN1. It therefore acts as a load capacitor to
the auxiliary transistor-based rectiﬁer.
The optimized aspect ratio of the transistors (Mp andMn) are 20 μm/0.18
μm, which was obtained by using maximum power conversion efﬁciency
as a constraint. The optimization was done with the ﬁxed values of the
ﬂy capacitor (Cp) and the storage capacitor (Cs) as 5 pF and 10 pF respec-
tively. As mentioned earlier, the aspect ratio of the auxiliary transistor
are 0.22 μm/0.18 μm. The post-layout transient simulations were done
for the resistive load (RL) of the values 1 KΩ,10 KΩ, 100 KΩ and 1 MΩ.
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The performance summary and comparison of the proposed rectiﬁer with
the conventional rectiﬁer for single and three-stage architectures are col-
lected in Table. 2.4.
It can be observed from Table. 2.4 that in a single-stage conﬁguration
with increasing load (Rload ≥10KΩ) the PCE and the input RF power sen-
sitivity are both increasing. On the contrary, in three-stage conﬁguration
the PCE is comparable but there is a considerable improvement in input
RF power sensitivity. The detailed post-layout simulation results of the
power conversion efﬁciency and the output DC voltage of single-stage and
three-stage conventional and proposed rectiﬁers are shown in Fig. 2.24,
Fig. 2.25, Fig. 2.26 and Fig. 2.27 respectively for an RF frequency of 433
MHz.
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Figure 2.24. Power conversion efﬁciency at different resistive loads for single-stage dif-
ferential rectiﬁer.
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Figure 2.25. Output DC voltage at different resistive loads for single-stage differential
rectiﬁer.
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Figure 2.26. Power conversion efﬁciency at different resistive loads for three-stage dif-
ferential rectiﬁer.
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Figure 2.27. Output DC voltage at different resistive loads for three-stage differential
rectiﬁer.
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2.3.2 Designs with additional circuits
2.3.2.1 Circuit arrangement-I
The threshold voltage compensation of the transistors used in rectiﬁers
can be achieved by applying a DC voltage between the gate and drain
terminals or at the gate terminals [17]. If this voltage is obtained from
an external source, then it is commonly known as the External Vth Can-
cellation (EVC) scheme [74], [75]. Similarly, if the compensation voltage
is generated by using additional CMOS components and regulated DC
voltage as a source, then it is referred to as the Internal Vth Cancella-
tion (IVC) scheme [68], [76].
Fig. 2.28(b) shows the implementation of the proposed voltage cancel-
lation scheme [III] in the PMOS transistor (P1) by using an additional
PMOS transistor (Px) and capacitor (CAUX ). In this implementation, the
body-terminal of the transistors was tied to the source terminal to avoid
body effect over threshold voltage.
Vin1 Vout1
Vsd
P1
(a)
Vin
Vout
Vx
P1
Cx
Px
Vsd1 Vsdx
VsgxVsg1
(b)
Figure 2.28. (a) Conventional diode-connected transistor and (b) after implementation of
the proposed scheme.
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Figure 2.29. Measured power conversion efﬁciency of the conventional and proposed rec-
tiﬁers for different load impedances.
It was shown in publication [III] that, theoretically, the Px reduces the
effect of the threshold voltage of the P1 effect in the rectiﬁed output DC
voltage as follows:
Vout =
1
2
(Vin + Vthp1 − Vthpx + VAUX) (2.40)
where Vin is the peak input RF signal amplitude, Vthp and Vthpx are the
threshold voltages of P1 and Px respectively, and VAUX is the voltage
across capacitor CAUX . In-depth implementation details of the proposed
architecture are available in [77].
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The measured results for the conventional CMOS rectiﬁer (Conv) and
after implementing the proposed scheme in the PMOS transistor (Prop)
is shown in Fig. 2.29
The following observations can be seen in the measured results:
• After implementing the proposed scheme in a conventional rectiﬁer the
conversion performance has improved.
• The maximum power conversion efﬁciency obtained from the proposed
rectiﬁer is 53.5% at 2 dBm RF power level.
• The proposed architecture required 5 dB lower input RF power to achieve
power conversion efﬁciency equal to the conventional rectiﬁer.
2.3.2.2 Circuit Arrangement -II
It has been mentioned earlier that the threshold voltage compensation is
obtained either by using the EVC scheme or from the IVC scheme. In
these schemes, the RF signal is not directly involved, i.e. the DC bias volt-
age is obtained either externally (EVC) or internally (IVC).
The work presented in [74], [78] proposed the method to involve received
RF signals for threshold voltage compensation in a rectiﬁer. In [74], a
secondary rectiﬁer network was used to compensate the threshold voltage
of the primary rectiﬁer network. Similarly, [78] employs diode-connected
transistors with a gate-to-drain bootstrapping capacitor to overcome the
threshold voltage loss. The charging and discharging of these bootstrap-
ping capacitors depends on the received RF signal amplitude.
In publication [IV], a scheme was proposed to obtain the bias voltage re-
quired to compensate the Vth by collectively using the received RF signal
and the rectiﬁed DC output voltage (Fig. 2.30(b)). It can be observed in
Fig. 2.30(b), that the threshold compensation circuit was designed only for
the PMOS transistor P1. The biasing arrangement for the NMOS tran-
sistor N1 was selected directly from [79] (Fig. 2.30(a)). Also, in this im-
plementation, the body-terminal of the transistors was tied to the source
terminal to avoid body effect over threshold voltage. To evaluate the per-
formance of the proposed scheme, the SVC CMOS rectiﬁer optimized for
433 MHz was also implemented ON-chip for the purpose of comparison.
The measured power conversion efﬁciency for the SVC and the proposed
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Vin(RF )
Cp
VDC
ZL
N1 P1
(a)
Vin(RF )
P3 P2
Cp
N1 P1
Cbat
VDC
ZL
(b)
Figure 2.30. (a) Self Vth Cancellation based CMOS rectiﬁer and (b) after implementation
of the proposed scheme in PMOS transistor (P1).
rectiﬁer is shown in Fig. 2.31.
The following are of the observations from the measured results:
• The measured PCE values of the proposed architecture is comparable
with the SVC architecture for same RF input power level.
• With an increase in resistive load the proposed architecture requires a
1 dBm higher RF input power level to equalize the PCE level with the
SVC architecture.
• The area under the PCE curve of the proposed architecture is wider
than the PCE curve obtained from the SVC architecture. Thus, the
higher power conversion efﬁciency is available for a wide range of in-
50
Radio Frequency Energy Harvesting
−14 −12 −10 −8 −6 −4 −2 00
5
10
15
20
25
30
35
−1%
Max.PCE = 30%@− 5 dBm
Input RF Power (dBm)
P
C
E
(%
)
SVC Prop
(a) ZL = 10KΩ||10pF
−14 −12 −10 −8 −6 −4 −2 00
2
4
6
8
10
12
14
16
+1dBm
Max.PCE = 12.4%@− 8 dBm
Input RF Power (dBm)
P
C
E
(%
)
SVC Prop
(b) ZL = 30KΩ||10pF
Figure 2.31. Measured power conversion efﬁciency of self Vth cancellation scheme based
CMOS rectiﬁer (SVC) and the proposed CMOS rectiﬁer (Prop) for different
load impedances.
put RF power levels.
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2.3.3 Design using signaling scheme for voltage multiplier
In general practice, a DC voltage level attended by a single-stage rectiﬁer
is not sufﬁciently high (< 3Vth). Thus, to obtain a higher DC voltage level,
multistage rectiﬁer implementation has been adopted [80]. This arrange-
ment is known as the voltage multiplier VM circuit in the literature. This
circuit is a cascade arrangement designed from a series of rectiﬁers to
obtain a high DC output voltage. In this classical approach, the DC volt-
age which becomes generated in the present stage contributes to the next
stage. This phenomenon happens at every stage resulting in a higher DC
output voltage than previously reported works in [17], [66], [81], [82].
In this work, the VM used to implement the proposed signaling scheme
was selected from [72]. This voltage multiplier arrangement is shown in
Fig. 2.32.
Cp
P1N1
P2N2
Cp
Vdc1
Cs
Vdc2
(X)
RF(+)ve
RF(−)ve
VDCconv
CL RL
Ist Stage IInd Stage N th Stage
Figure 2.32. Differential drive rectiﬁer based voltage multiplier arrangement.
It can be seen in Fig. 2.32 that the ﬁrst stage is cascaded to the next stage
and this pattern is followed with the increase in the number of stages. It
was shown in publication [V] that a generalized ﬁrst order expression for
the output DC voltage for this VM circuit is given by:
VDCconv = 2N · Vp︸ ︷︷ ︸
a
−N · (Vdn + Vdp)︸ ︷︷ ︸
b
(2.41)
where N is the number of stages, Vp is the peak RF input amplitude, Vdn
and Vdp are the voltage loss across the NMOS and PMOS transistors.
Eq. 2.41 is constituted of two parts; part (a) is an ideal output DC volt-
age, while part (b) indicates the dominant cause for the voltage loss. A
straightforward conclusion that can be drawn from (2.41) is that with an
increase in the number of stages (N ), the loss will increase correspond-
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ingly, and as a result, the net output DC voltage will reduce.
One of the possible solutions to this issue is shown in (2.42).
VDCconv = 2N · Vp −N · (Vdn + Vdp) + Vaux (2.42)
Here Vaux is the auxiliary voltage source that can be obtained through
either external [74], or internal [68] circuit arrangement. Thus, the loss
in output DC voltage will be compensated.
In this work, a simple signaling scheme shown in Fig. 2.33 was proposed
to form the voltage multiplier arrangement. This scheme utilizes the in-
put RF signal to generate the auxiliary voltage Vaux which is required to
overcome the loss. The ﬁrst order approximate output DC voltage from
the proposed VM architecture [V] is given by:
VDCprop = (4N + 2) · Vp −N · (Vdn + Vdp) (2.43)
Cp
P1N1
P2N2
Cp
RF(+)ve
RF(−)ve
VDCprop
CL RL
Ist Stage IInd Stage N th Stage
Cs1 Cs2
X1
X2
Figure 2.33. Differential drive rectiﬁer-based voltage multiplier arrangement with pro-
posed signaling scheme.
In Fig. 2.34, the plots that correspond to equations (2.41) and (2.42) are
marked as Cideal and Pideal respectively. These plots have been made for
the peak input voltage Vp =0.5 V, with the voltage loss of (Vdn, Vdp) =0.3 V.
It should be noted that this voltage loss across the transistors has been
estimated from the transient simulations.
Similarly, the simulated values of the output DC voltages obtained from
the various number of stages of the proposed and the conventional voltage
multipliers are shown as Psim and Csim respectively for the capacitive load
of 5 pF only. These transient simulations were done in the Cadence en-
vironment using the Spectre simulator for an RF input signal amplitude
of 0.5 V at 433 MHz. It can be observed in Fig. 2.34 that the simulated
behavior trend of the voltage multipliers is in agreement with the ideal
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Figure 2.34. Ideal and simulated plots of conventional (Cideal and Csim) and the proposed
(Pideal and Psim) voltage multiplier circuits.
equations (Eq. 2.41 and Eq. 2.42).
The measured results of these voltage multiplier were published in publi-
cation [V]. The performance of the VM circuits was evaluated in terms of
the power conversion efﬁciency and the output DC voltage by using resis-
tive load values of 30 KΩ, 100 KΩ,and 1 MΩ respectively. The measured
results show that the proposed VM scheme has a better power conversion
efﬁciency than the conventional VM scheme depending on load conditions
and input RF power levels.
2.4 Summary
Different architectures for rectiﬁer designing were presented in this chap-
ter. A detailed theoretical analysis supported with simulations is pre-
sented. These observations are useful in the development of new rectiﬁer
circuits. The circuits which were proposed in this work are divided into
three categories as, (i) use of the body terminal of the transistor, (ii) use
of the additional circuits and (iii) use of the novel signaling scheme. The
performance comparison of the proposed RF-to-DC converters with the
state-of-the-art rectiﬁers is listed in Table. 2.5.
The simplicity in the implementation and the measured performance
shown in various publications make the proposed rectiﬁers suitable in RF
energy harvesting for various applications.
54
Radio Frequency Energy Harvesting
Ta
bl
e
2.
5.
Pe
rf
or
m
an
ce
co
m
pa
ri
so
n
w
it
h
st
at
e-
of
-t
he
-a
rt
R
F
to
D
C
co
nv
er
te
rs
.
L
it
er
at
ur
e
Te
ch
.
N
o.
of
St
ag
es
P
ea
k
P
C
E
(%
)
at
P
ow
er
le
ve
l(
dB
m
)
L
oa
d
R
em
ar
k
[7
2]
18
0
nm
1
67
.5
-1
2.
5
10
K
Ω
W
it
h
R
F
op
ti
on
s
[8
3]
13
0
nm
2
60
-1
7
-
V
ol
ta
ge
re
gu
la
to
r
as
a
lo
ad
[1
7]
25
0
nm
36
60
-8
5.
6
M
Ω
-
[I
II
]
18
0
nm
1
54
.7
1
10
K
Ω
-
[7
6]
35
0
nm
1
42
-3
.5
-
-
[8
1]
65
nm
5
31
.8
18
2
K
Ω
-
[8
4]
90
nm
5
31
.5
-1
5
33
0
K
Ω
-
[2
7]
-
5
30
-1
0
50
K
Ω
di
sc
re
te
co
m
po
ne
nt
s
[I
V
]
18
0
nm
1
30
-5
10
K
Ω
-
[7
9]
18
0
nm
1
29
-1
0
10
K
Ω
-
[8
5]
18
0
nm
24
26
.5
-1
1
47
3
K
Ω
Ze
ro
V
th
M
O
SF
E
T
[I
]
18
0
nm
1
23
-1
0
10
K
Ω
-
[8
6]
13
0
nm
12
22
.6
-1
6.
8
1
M
Ω
-
[I
]
18
0
nm
1
16
-8
10
K
Ω
C
on
v.
C
M
O
S
re
ct
iﬁ
er
[V
]
18
0
nm
3
13
.5
-1
30
K
Ω
-
[7
5]
13
0
nm
6
11
-6
16
K
Ω
C
al
cu
la
te
d
L
oa
d
[6
6]
90
nm
17
11
-1
5
1
M
Ω
-
[5
4]
18
0
nm
4
5.
14
-1
4.
1
5
M
Ω
W
it
h
N
at
iv
e
D
ev
ic
e
[8
2]
13
0
nm
16
10
-1
0
O
ut
pu
t
C
ur
re
nt
=1
0μ
A
-
55
Radio Frequency Energy Harvesting
56
3. Reference Circuits
3.1 Introduction
In addition to traditional digital circuits, the CMOS technology is exten-
sively used in analog and mixed-mode implementations. The performance
of these circuits largely depends on a special class of circuits known as ref-
erence circuits. The reference circuit provides an electrical quantity that
exhibits well-deﬁned dependence on supply, process and temperature [87].
These electrical quantities are mainly voltage [88], [89], current [90], [91]
and frequency [92], [93]. In general, the voltage or current reference cir-
cuits are essential components in data converters and are used for biasing
purposes, while the frequency reference is used for clock driven circuits.
[94].
This chapter starts with a discussion of the performance measuring pa-
rameters used for reference circuits, followed by the error sources in typ-
ical reference circuit design; ﬁnally, the chapter concludes with a brief
summary of the research work in this speciﬁc area.
3.2 Performance measurement parameters
In general practice, the performance of various circuit blocks is a function
of the reference circuits performance. Hence, a number of metrics are
used to quantify the quality of the output signal provided by the reference
circuits. In this section, some brief details of a few of these metrics are
discussed in more details.
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3.2.1 Line regulation
The Line Regulation (LR) at nominal or room temperature (LRnom) for a
reference signal (X) is deﬁned as:
LRnom
(
%
V
)
= 100.
ΔXnom
Xnom ·ΔVsupply (3.1)
where Xnom can be the value of a voltage, current or frequency reference
signal at nominal (nom) temperature,ΔXnom is the difference between the
maximum and minimum values of the reference signal within the supply
voltage (Vsupply) variation in the range of
[
Vsupply(min), Vsupply(max)
]
.
3.2.2 Temperature coefﬁcient
The Temperature Coefﬁcient (TC), or temperature sensitivity, deﬁnes the
reference signal change over a given range of operating temperatures
[Tmin, Tmax]. The parameter TC at the supply voltage (Vsupply) is given
by:
TC|Vsupply
(ppm
◦C
)
=
1
Xnom
(Xmax −Xmin)
(Tmax − Tmin) · 10
6 (3.2)
where Xnom is the value of the reference signal at nominal temperature
(Tnom), Xmax and Xmin respectively represents the maximum and min-
imum values of the reference signal. These values have been achieved
by the reference signal over the selected temperature range for a given
supply voltage (Vsupply).
3.2.3 Power supply rejection ratio
The Power Supply Rejection Ratio (PSRR) is the ability of the reference
generating circuit to reject the noise and other spurious signals at a par-
ticular frequency on the power rail and thus provide a stable reference
signal. The deﬁnition of the PSRR (dB) for a voltage reference circuit is:
PSRR(f)|Tnom = 20 log
(
Vref,AC(f)
Vsupply,AC(f)
)
(3.3)
where Vsupply,AC(f) is the ripple voltage signal present in the DC supply
voltage Vsupply. Similarly, Vref,AC(f) is the variation that appeared in the
reference voltage Vref,nom value at the nominal temperature due to the
presence of Vsupply,AC(f), Likewise, in the literature, the PSRR parameter
value for the current reference circuits is presented as [95–97]:
PSRR|Tnom =
⎧⎪⎨
⎪⎩
20 · log10
(
iref ·R
Vsupply
)
in dB, where R=1Ω
20 · log10
(
Δiref
ΔVsupply
· VsupplyIref
)
in dB, at DC point (f = 0)
(3.4)
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3.2.4 Power dissipation
The power dissipation (P ) is deﬁned as:
P = Vsupply · Isupply (3.5)
where Vsupply is the supply voltage and Isupply is the quiescent current.
The power dissipation of the reference circuit should be the target for a
low value for two primary reasons; ﬁrst, longer battery life and second,
low temperature density of the hot-spots, for the selected temperature
range.
3.2.5 Output noise
The output noise is a frequency-dependent parameter and is only used for
the voltage and current reference circuits. The noise characteristics of the
reference signal from 0.1 Hz up-to 20 Hz is known as ﬂicker noise and
it is useful in low frequency applications such as voltage regulators for
instance. The noise from 20 Hz to 20 KHz is known as thermal noise. This
noise is considered in designing an Analog to Digital Converter (ADC) and
Digital to Analog Converter (DAC) [98–100].
3.2.6 Phase noise and Jitter
Phase noise is measured for a clock signal to evaluate its quality. This
parameter examines the spectrum of the clock signal. Jitter is another
factor that characterizes the clock signal and represents a ﬂuctuation in
the timing of the signal that arises due to the phase noise [101]. Due to
the jitter, the zero-crossing time of a periodic signal will vary slightly from
the ideal time instance since the clock signal is not strictly periodic due to
the noise [102–104].
The common methods used to increase the performance of the reference
circuits are listed in Table. 3.1
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3.3 Proposed voltage, current and frequency reference circuits
Voltage, current and frequency reference circuits are needed as basic build-
ing blocks for any power management unit. The voltage reference circuit
is used in the voltage regulator and in ADC circuits, while the purpose of
the current reference circuit is primarily in biasing circuits, in addition,
the frequency reference circuit is used in timing and control modules [94].
In this part of the research work, two voltage circuits, one current circuit
and one frequency reference circuit were designed. In terms of the work-
ing principle, the voltage reference and current reference circuits are able
to generate the temperature compensation of the PTAT current to obtain
the reference voltage and the reference current values. The PTAT current
used in the circuits is obtained from the classical resistorless current ref-
erence circuit suggested by Oguey and Aebischer [105]. The proposed ref-
erence circuits are all MOSFET-based designs, which operate with lesser
power, require a small implementation area, and generate moderately ac-
curate reference quantities.
The brief summary of the reference circuits that were developed for the
power management unit (Fig. 1.1) are given in the following sections.
3.3.1 Voltage reference circuit
The Bandgap Voltage Reference (BVR) circuits are comprehensively used
to generate an ON-chip reference voltage because of their stable perfor-
mance against supply voltage and temperature variations [106]. In gen-
eral, BJT-based implementations are used to obtain a reference voltage
equal to the bandgap voltage of the semiconductor [107]. The reference
voltage in these circuits is realized by summing the scaled base-emitter
(VBE) and PTAT voltages. Here, to perform the scaling function, resistors
are a preferred choice due to their ease of implementation [108–113]. In
modern CMOS technologies, parasitic BJTs are used in BVR implementa-
tions. As a result, the beneﬁts of these circuits come with two limitations:
ﬁrst, the VBE voltage is process dependent and second, a BJT implemen-
tation requires a comparatively large silicon area. Thus, any extra effort
to reduce the process variation problem will result in an additional silicon
area.
A CMOS-based implementation is viewed as an alternate choice to ad-
dress these issues. Various principles are used to design a CMOS-based
voltage reference circuit, for instance the threshold voltage subtraction
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[114], the weighted difference of the gate-source voltages [115] or the mu-
tual compensation of the mobility and the threshold voltage [116].
The proposed voltage reference circuits in the publications [VI] and
[VII] are all MOSFET architectures with low power consumption and low
temperature coefﬁcients. The proposed circuits are simple in implemen-
tation. Hence, they are suitable for use locally during system implemen-
tation. The proposed voltage reference circuits are shown in Fig. 3.1 and
Fig. 3.2 respectively.
Mp1 Mp2 Mp5
Mp3 Mp4 Mp6
Mn1 Mn2
Mn3 Mn4
Mn5 Mn6
Vdd
Iref
Mp7
Mp8
Mn7
Mn9
Mn8
Mp9
Mp10
Vref
2Iref
PTAT current Generator
Temperature
comepensation
Generator
Figure 3.1. Schematic of voltage reference circuit I [VI].
It can be noticed in the schematics that the reference circuits have a
similar PTAT current generator, which is the classical resistorless beta
multiplier circuit reported in [105]. This architecture [105] fulﬁlls the
demand for a simple implementation with very a low power current refer-
ence circuit. Basically, [105] is the modiﬁcation of the work published in
[117] which is commonly known as the beta multiplier circuit in the liter-
ature. The beta multiplier circuit (Fig. 3.3(a)) meets the requirement of a
simple implementation. However, the presence of a resistor in the design
is a major drawback in case of target current values in the range of nano-
ampere or pico-ampere. Thus, to solve this issue in [105] the resistor was
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Mp1 Mp2 Mp5
Mp3 Mp4 Mp6
Mn1 Mn2
Mn3 Mn4
Mn5 Mn6
Vdd
Ip
Mp7
Mp8
Mn8
Mn9
Mn10
Ip
Vref
PTAT current Generator
Temperature
comepensation
Generator
Figure 3.2. Schematic of voltage reference circuit II [VII].
Mp1 Mp2
Mn1 Mn2
Resistor
Vdd
(a)
Mp1 Mp2
Mn1 Mn2
Vdd
Mp3
Mn4Mn3
(b)
Figure 3.3. Schematics of (a) classical beta multiplier circuit and its (b) resistor-less im-
plementation.
eliminated by using the MOSFET as shown in Fig. 3.3(b).
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3.3.1.1 PTAT current generator
In the proposed voltage reference circuits, [105] is used to generate the
PTAT current as shown in Fig. 3.1 and Fig. 3.2 respectively. The cascode-
based implementation is preferred in the design, since poor PSRR is one of
the shortcomings of [105]. The aspect ratio of the transistors (Mp1 to Mp8
and Mn1 to Mn4) was determined by following the design rules available
in the literature [35] for a beta multiplier circuit. In the circuits (Fig. 3.1
and Fig. 3.2), the NMOS transistor Mn5 is the MOSFET-based resistor
hence it operates in a deep triode region. The gate-source voltage required
by the transistor Mn5 is provided by using the transistor Mn6. It can be
seen either in Fig. 3.1 or Fig. 3.2 that the NMOS transistor Mn6 is in
diode-connected conﬁguration hence it operates in the saturation region.
Thus, the drain currents ﬂowing through Mn5 and Mn6 can be given by:
IMn5 = μCOXS5 (Vgs5 − Vthn)Vds5 (3.6)
and
IMn6 =
μCOXS6
2
(Vgs6 − Vthn)2 (3.7)
where μ is the mobility factor, COX is the gate-oxide capacitance of the
MOSFET, Vgs5 and Vgs6 are the gate-source voltage of the transistors Mn5
and Mn6 respectively, S5 and S6 are the aspect ratios (width/length) of
Mn5 and Mn6 respectively and Vthn is the threshold voltage of the NMOS
transistor.
In the PTAT current generator circuit, an equal value of the current (Ip)
was selected for each branch. Therefore, by equating (3.6) and (3.7) will
result in:
S5 Vds5 =
S6
2
(Vgs6 − Vthn) (3.8)
In order to keep Mn5 in the deep triode region, it is necessary that
Vds5 <<< 2 (Vgs6−Vthn) [35]. Hence, for manual calculations assume that:
Vds5 =
|Vgs6 − Vthn|
3
(3.9)
By substituting (3.9) in (3.8) will provide an empirical relationship be-
tween the aspect ratio of Mn5 and Mn6 as follows:
S5 = 1.5 S6 (3.10)
The relationship shown in (3.10) is useful for a designer to obtain an ini-
tial guess of the aspect ratio for the transistors Mn5 and Mn6. It can be
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seen in Fig. 3.4 that these transistors forms a closed-loop for the voltage-
to-current conversion and vice-versa. For this reason, the random selec-
tion of the aspect ratio of these transistors will not initiate the loop and
thus, it will result in extensive simulations to determine the aspect ratios.
The simulation-based illustration ﬁxing the aspect ratio of the transis-
tors as listed in Table. 3.2. The aspect ratio of the transistors Mn5 and
Mn6 is selected using (3.10) and the aspect ratio of the remaining tran-
sistors are calculated using [35]. The width Wx of the transistor Mn5 is
selected as a degree of freedom.
Mn6Mn5
Current
to
Voltage
Converter
Voltage
to
Current
Converter
Figure 3.4. Voltage-current conversion loop formed by transistors Mn5 and Mn6.
It can be observed in Table. 3.2 that the length for the transistors Mn5
and Mn6 is selected large. This selection will increase the current match-
ing and reduce the harmonic distortion [118] between Mn5 and Mn6. It
also will increase the ON-resistance (2.9) of Mn5 and make it suitable for
the nano-ampere current range.
Table 3.2. Transistors aspect ratios used in simulations.
Width Length
Mp1 to Mp8 30μm 1μm
Mn1 to Mp3 10μm 1μm
Mn4 40μm 1μm
Mn5 Wx μm 20 μm
Mn6 2 μm 10 μm
The simulation results of the reference current and the temperature
coefﬁcient with respect to the width (Wx) of the transistor Mn5 are shown
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in Fig. 3.5(a) and Fig. 3.5(b). The simulations are performed at a supply
voltage of 1.5 V for the temperature ranges from -40◦C to +85◦C. The
temperature coefﬁcient (TC) is calculated using (3.2).
6 8 10 12 14
122
520
1,172
2,176
3,683
Width(μm)
I p
(n
A
)
(a)
6 8 10 12 14
610
293
136
95
40
Width(μm)
T
C
(p
p
m
/
◦ C
)
(b)
Figure 3.5. Variation in the values of (a) current (Ip) at room temperature and its (b)
temperature coefﬁcient with increasing width.
It can be noticed in Fig. 3.5(a) that equation (3.10) is effective in ﬁnding
an initial value of the aspect ratio. These plots also show the presence
of an inverse relationship between the temperature coefﬁcient and the
current. Thus, decreasing the current values will result in an increasing
temperature coefﬁcient. This phenomenon was also present in [105].
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3.3.1.2 Operating principle of voltage reference circuits I, II
Consider a circuit designed using a current source (Ix) and a diode-connected
NMOS transistor as shown in Fig. 3.6.
Vdd
Ix
Mn
Vx
Figure 3.6. Simple diode-connected circuit.
The diode-connected NMOS transistor is operating in the saturation re-
gion. Hence, voltage Vx can be represented as:
Vx = Vthn +
√
2L
μCOXW︸ ︷︷ ︸
M
·
√
Ix (3.11)
where W and L are the width and length of the transistor, and M repre-
sents the multiplying factor. In these implementations long length tran-
sistors are used hence the channel length modulation factor (λ) has been
neglected during mathematical analysis. It is clear from (3.11) that the
temperature behavior of Vx is a function of the temperature behavior of
the threshold voltage Vthn and the current Ix ﬂowing through the transis-
tor. In this scenario, the temperature contribution of the mobility term (μ)
is neglected. It is well deﬁned in the literature that the threshold voltage
decreases with the temperature [116]. Hence, the current Ix will become
a dominant factor to control the temperature behavior of Vx. Thus, the
resultant thermal behavior of Vx can be formulated as follows:
(i) If variation of Ix is independent of the temperature then Vx will have
CTAT behavior with a voltage magnitude higher than the threshold
voltage (3.12).
Vx(T )︸ ︷︷ ︸
CTAT
= Vthn(T )︸ ︷︷ ︸
CTAT
+ constant (3.12)
(ii) Similarly, if Ix exhibits CTAT behavior then it will result in CTAT
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behavior in Vx.
Vx(T )︸ ︷︷ ︸
CTAT
= Vthn(T )︸ ︷︷ ︸
CTAT
+M · Ix︸︷︷︸
CTAT
(3.13)
It can be observed in (3.13) that the magnitude of the thermal gradient
of Vx will be controlled by the multiplying term M . In the present case,
the temperature variation due to the mobility term (μ) is neglected and
therefore M is the temperature independent term.
(iii) Finally, if Ix is a PTAT current then the multiplying factor M will be-
come the primary parameter which determines the PTAT or CTAT ther-
mal behavior for Vx. Thus, for a given thermal slope of the PTAT cur-
rent, Vx will have a positive thermal coefﬁcient (PTAT) for higher values
of M , while a negative thermal coefﬁcient (CTAT) for lower values of M
and, most importantly, Vx will become independent of the temperature
for a certain value of M .
To validate the condition mentioned in (iii), the current Ix in Fig. 3.6 was
obtained from the PTAT current generator shown in Fig 3.1. It should be
noted that for these simulations the PTAT current generator was designed
using the device parameters listed in Table. 3.2. The simulation-based
results for a supply voltage (Vdd) =1.5 V in the temperature range of -40
◦C to +85◦C are shown in Fig. 3.7.
One of the important conclusions that can be drawn from Fig. 3.7(c)
and Fig. 3.7(d) is that, in order to obtain the temperature independent
behavior, a large size transistor (Mn) is required (Fig. 3.6), which is not
favorable in terms of silicon area. Hence, as a solution to this issue, an
alternate approach is required, which is shown in Fig. 3.8. Thus, by
referring to Fig. 3.8 will result in:
Vx = Vthn︸︷︷︸
CTAT
+VPTAT +
√
2L
μCOXW
·
√
Ix︸ ︷︷ ︸
PTAT
(3.14)
In this research, the primary target was to design a circuit that will
generate VPTAT voltage to obtain the temperature independent Vx. To
achieve this aim two simple architectures were developed. The working
operation of these architectures are brieﬂy discussed as follows.
3.3.1.3 Architecture I
The conceptual schematic of architecture I of publication [VI] is shown in
Fig. 3.9. In the circuit a composite transistor arrangement is formed by
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Figure 3.7. Temperature dependent behavior of various circuit parameters.
Vdd
Ix
Mn
Vx
VPTAT
Figure 3.8. Alternate architecture to achieve temperature compensated voltage from a
simple diode-connected circuit.
the NMOS transistors Mn1 and Mn2 to generate the PTAT voltage (Vpx).
This arrangement is a classical method of obtaining PTAT voltage [119].
In this circuit, the transistor Mn1 is working in saturation and Mn2 is in
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the linear region and thus, the voltage Vpx can be approximated as:
Vpx =
W Ix
μ COX L (Vx − Vthn) (3.15)
where W and L are the width and the length of the transistor Mn2. It can
Ix
Mn1
Vpx
Mn2
Vdd
Ix
Vref
Mn3
Figure 3.9. Conceptual schematic arrangement for voltage reference circuit I.
be observed in (3.15) that the temperature behavior of Vpx is a function of
Ix, Vthn and Vx. As mentioned earlier, Ix is the PTAT current source, Vthn
and Vx decrease with the temperature. Hence, the use of these considera-
tions in (3.15) will result in a positive thermal slope (PTAT) of the voltage
Vpx.
The PTAT voltage (Vpx) obtained from the composite transistors is fed
to the source terminal of the diode-connected NMOS transistor Mn3 as
shown in Fig. 3.9. As a result, the gate terminal voltage (Vref ) of Mn3 will
be compensated thermally (3.14).
Mathematically, it can be represented as in publication [VI]
Vref = Vthn︸︷︷︸
CTAT
+
√
2 · Ix
S3 ·Kn +
√
2 · Ix
Kn
·
[
2 ·
√
S2 + S1
S2 · S1 −
√
1
S1
]
︸ ︷︷ ︸
PTAT (Vpx)
(3.16)
where Ix is the reference current, Vthn is the threshold voltage, Kn is the
transconductance parameter, S1, S2 and S3 are the aspect ratio of transis-
tors Mn1, Mn2 and Mn3 respectively.
It can be noticed from equation (3.16) that the reference voltage Vref
is dependent on the aspect ratio of the transistors Mn1, Mn2 and Mn3.
Thus, for simplicity, the aspect ratio (W/L) of the transistors Mn2, Mn3 is
selected as 1 μm/1 μm and the aspect ratio of Mn1 was determined as 132
μm/1 μm. The simulation result of the voltage reference circuit (Fig. 3.1)
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designed using these design parameters is shown in Fig. 3.10. It should
be noted that the transistors sizes for the PTAT current (Ix) generator
have been selected from Table. 3.2.
The simulations-based performance of this voltage reference circuit (Fig.
3.1) aimed at generating a reference voltage of 610 mV are available in
[120].
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Figure 3.10. Simulation results for voltage reference circuit I.
3.3.1.4 Architecture II
Referring to the circuit arrangement of architecture I (Fig. 3.1), it can be
observed that an additional current branch used for the transistor Mn3 is
contributing to increased power consumption of the circuit. As a solution
to this issue, a simple circuit arrangement designed by stacking transis-
tors with the diode-connected transistor to form a composite ladder struc-
ture was proposed in publication [VII]. The conceptual schematic arrange-
ment for the proposed concept is shown in Fig. 3.11. In this architecture,
the NMOS transistor Mn1 is diode-connected and hence working in satu-
ration while the remaining NMOS transistors (Mn2...MnN ) are in a linear
region. It has been mentioned earlier that the diode-connected transistor
will have a CTAT behavior while the transistors in the linear region will
exhibit PTAT behavior. As a result the sum of these voltages will result in
the temperature independent reference voltage (Vref ) as shown in (3.17):
Vref = Vds1︸︷︷︸
CTAT
+Vds2 + Vds3 + .....+ VdsN︸ ︷︷ ︸
PTAT
(3.17)
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Vdd
Ix
Mn1
Vref
Mn2
Vds1
Mn3
MnN
Vds2
Vds3
VdsN
Figure 3.11. Conceptual schematic arrangement for voltage reference circuit II.
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Figure 3.12. Simulation results for voltage reference II.
The simulation result of the voltage reference circuit (Fig. 3.2) is shown
in Fig. 3.12. Here, a stack of three transistors (Mn1,Mn2 and Mn3) was
designed with the device dimension (W/L) of 1 μm/7 μm each and the
aspect ratio of the transistors used in the PTAT current (Ix) generator
implementation were selected from Table. 3.2. It can be observed in Fig.
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3.12 that the sum of CTAT and PTAT voltages results in a temperature
independent reference voltage.
The simulation-based analysis of this voltage reference circuit (Fig. 3.2)
targeted at generating a reference voltage value of 595 mV is available
in [121]. The performance summary of the proposed architectures publi-
cations (VI, VII) and comparison with state-of-the-art voltage reference
circuits is listed in Table. 3.3. It can be observed in Table. 3.3 that the
proposed architectures are capable of generating comparable temperature
coefﬁcients in the temperature range of -40◦C to +85◦C. Furthermore, the
beneﬁts include the smallest implementation area, a high PSRR and low
noise density with low total power consumption (temperature compensa-
tion core and PTAT current generator).
73
Reference Circuits
Ta
bl
e
3.
3.
Pe
rf
or
m
an
ce
co
m
pa
ri
so
n
w
it
h
st
at
e-
of
-t
he
-a
rt
vo
lt
ag
e
re
fe
re
nc
e
ci
rc
ui
ts
.
R
ef
.
Te
ch
.
R
ef
er
en
ce
Su
pp
ly
O
pe
ra
ti
ng
T
C
P
ow
er
P
SR
R
L
in
e
N
oi
se
A
re
a
(n
m
)
Vo
lt
ag
e
Vo
lt
ag
e
Te
m
p.
(p
pm
/◦
C
)
D
is
si
pa
ti
on
(d
B
)
Se
ns
it
iv
it
y
D
en
si
ty
(m
m
2
)
(m
V
)
(V
)
(◦
C
)
(μ
W
)
(μ
V
/√
H
z
)
[1
22
]
35
0
74
5
1.
4
to
3
-2
0
to
80
7
0.
3
(m
in
)
-4
5
@
10
0
H
z
20
pp
m
/V
-
0.
05
5
[1
23
]
50
0
48
7.
6
1.
2
to
3.
2
-4
0
to
11
0
8.
9
48
(m
in
)
-5
8
2.
4m
V
/V
-
0.
1
[1
24
]
50
0
33
7
0.
96
(m
in
)
10
to
10
0
9.
9
73
.8
(m
in
)
-
29
0
pp
m
/V
-
0.
32
34
[1
25
]
35
0
67
0
0.
9
to
4
10
0.
03
6(
m
in
)
-4
7
at
10
H
z
0.
27
%
/V
-
0.
04
5
[1
26
]
25
0
65
0
2.
8
0
to
10
0
10
.4
13
8.
6
-5
3
at
10
0H
z
-
-
0.
01
1
[1
27
]
35
0
63
5
0.
9
to
3.
5
5
to
95
12
.1
14
.9
4
(m
in
)
-4
7.
6
3.
5
m
V
/V
-
0.
05
90
[1
28
]
18
0
62
0
1.
2
to
3
-2
0
to
80
12
.9
0.
16
8
(m
in
)
-6
8
-
6
-
[1
29
]
35
0
90
5.
5
1.
85
to
3.
3
0
to
10
0
14
.8
21
4.
5(
m
ax
)
-6
1@
10
0
H
z
-
-
0.
01
[1
30
]
18
0
76
7
1.
2
to
2
-4
0
to
12
0
15
.9
43
.2
(m
in
)
-
0.
05
4m
V
/V
-
0.
03
6
[V
I]
18
0
54
3.
65
1.
25
to
2
-4
0
to
85
17
.4
3
1.
5
(m
ax
)
-6
2.
24
@
10
0H
z
1.
64
2
m
V
/V
20
.5
4
0.
00
7
[V
II
]
18
0
53
6.
02
1.
25
to
2
-4
0
to
85
19
.3
0.
48
(m
ax
)
-5
5
at
10
H
z
2.
21
7
m
V
/V
12
.2
8
0.
00
77
[1
31
]
90
49
7.
2
1
to
1.
5
-4
0
to
80
28
.3
33
1.
92
(m
in
)
-
-
-
0.
03
37
[1
32
]
50
0
76
5
2
to
5
0
to
10
0
39
.2
16
.4
8(
m
in
)
-
0.
81
7%
/V
-
0.
01
4
[1
33
]
13
0
78
1
1
to
2.
3
0
to
10
0
48
8.
1
(m
in
)
-5
1.
4
0.
34
%
/V
-
0.
05
3
[1
13
]
35
0
84
7.
5
1.
1
to
3.
3
-2
0
to
80
39
4
0.
11
-
0.
45
%
/V
-
0.
21
74
Reference Circuits
3.3.2 Current reference circuit
The current reference circuit is an indispensable component of any mixed
signal design used to provide stable biasing condition. Various design im-
plementation methods for the current reference circuit are available in
literature. These methods are broadly classiﬁed into two parts. First,
are the designs based on the bandgap principle. In these implementa-
tions, a reference current is obtained either by converting bandgap voltage
into current, or by using ON-chip resistors and BJTs for circuit designing
[134–138].
Second are CMOS-based implementations. In these designs two con-
cepts are most commonly utilized: the ﬁrst approach is to obtain the
reference current by combining the PTAT and the CTAT currents [90],
[139]. While in the second approach, classical beta-multiplier architec-
ture is used as a base circuit to obtain the reference current [117], [140].
In beta-multiplier-based designs, the resistor is a controlling parameter
for the layout area, temperature coefﬁcient, and reference current values.
Later, this limitation was removed in [105] by replacing the resistor with
MOSFET. Various current reference circuits based on [105] are available
in the literature to obtain a nano-ampere current range [141], [142]. In
[105] three shortcomings were reported namely, a low PSRR, a high tem-
perature coefﬁcient and a large spread.
The circuit arrangement of [105] is shown in Fig. 3.13. In this cir-
cuit, cascode conﬁguration in a PMOS transistor is used to improve PSRR
performance. The design implementation details of this architecture has
been already discussed in section.3.3.1.1 above. It was also shown by us-
ing simulations that the temperature coefﬁcient increases with a decrease
in the reference current value (Fig. 3.5(b)). It has been observed during
simulations that the high temperature coefﬁcient is the result of unequal
thermal slopes of the gate-source voltage (Vgs3) of the MOSFET resistor
Mn3 with its threshold voltage (Vthn). By applying KVL in the loop formed
by the NMOS transistors Mn3 and Mn4 (Fig. 3.13):
Vgs3 = Vgs4 (3.18)
Since Mn4 is a diode-connected conﬁguration and hence operating in the
saturation region (3.18) can be therefore rewritten as:
Vgs3 = Vgs4 = Vthn +
√
2 · Iref
μCOXS4
(3.19)
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Mp1 Mp2 Mp3
Mp4 Mp5 Mp6
Mn1 Mn2
Mn4Mn3
Vgs3 Vgs4
Iref Iref
Iref
Vdd
Figure 3.13. Conventional current reference circuit.
where S4 is the aspect ratio of Mn4. Differentiating (3.19) with respect to
the temperature (T) and using [116] will result in:
[
dVgs3
dT
− dVthn
dT
]
=
K1
√
(Iref )
2
(
T
T0
)m/2 [ 1
Iref
dIref
dT
+
m
T
]
(3.20)
where K1 is given by
K1 =
√
2
μ(T0)COXS4
and rearranging (3.20)
TC|Iref =
2
K1
√
Iref
(
T
T0
)−m/2 [dVgs3
dT
− dVthn
dT
]
− m
T
(3.21)
It can be observed in (3.21) that the temperature coefﬁcient (TC) of Iref
(TC|Iref ) is a function of the thermal gradient of Vgs3 and Vthn. Here, Vgs3
is the circuit based parameter hence, if
dVgs3
dT
=
dVthn
dT
(3.22)
then, by substituting (3.22) in (3.21) will reduce TC of Iref to:
TC|Iref = −
m
T
(3.23)
The value of m lies between 1 to 2 and T is in ◦K hence, numerically TC
of Iref will become small.
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The simulated variation of Vgs3 and Vthn with respect to temperature are
shown in Fig. 3.14. These simulations were performed for the reference
current value of 80 nA at a supply voltage of 1.25 V. It can be observed
from Fig. 3.14 that the thermal slopes of Vgs3 and Vthn are not equal. They
are reducing at the rates of ≈ 0.196 mV/◦C and ≈ 0.522 mV/◦C respec-
tively.
−40 −20 0 20 40 60 80 100
400
450
500
550
600
Temperature (◦C)
V
o
lt
a
g
e
(m
V
)
Vgs3 Vthn
Figure 3.14. Simulated temperature behavior of Vgs3 and Vthn.
This issue of the high temperature coefﬁcient of [105] due to thermal
slope inequality was addressed and solved in this part of the research. As
a solution, a simple extension circuit is proposed. This circuit is designed
by using the NMOS transistors Mn5 to Mn7 as shown in Fig. 3.15.
By applying KVL in the loop formed by the NMOS transistors Mn3,
Mn4 and Mn7 and differentiating with respect to the temperature (T),
the following is obtained:
dVgs3
dT
=
dVgs4
dT
+
dVds7
dT
(3.24)
Referring to the theory explained in section.3.3.1.4 for a composite tran-
sistor array, it is known that the drain-source voltage of the array tran-
sistors has the PTAT behavior (Fig. 3.12) and its slope is a function of
the aspect ratio of the transistor. Hence, to adjust the thermal slope of
Vgs3, the aspect ratio of the transistors used in the composite array is an
important design parameter.
The simulation results obtained by changing the width of the composite
transistor are shown in Fig. 3.16. In these simulations, it has been con-
sidered that the channel length of the transistors is 1 μm. The purpose
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Mp1 Mp2 Mp3
Mp4 Mp5 Mp6
Mn1 Mn2
Mn4Mn3
Vgs3 Vgs4
Iref Iref
Iref
Vdd
Mp3
Mp6
Mn5
Mn6
Mn7Vds7
Iref
Figure 3.15. Schematic of the proposed current reference circuit.
of this simulation was to determine the width of the transistors used in
the composite array for which the thermal slope of Vgs3 achieves the “Tar-
get thermal slope” of ≈ 0.522 mV/◦C. It can be observed from Fig. 3.16
that the thermal slope of Vgs3 increases rapidly for lower values of width
(≤7μm). On the contrary, for the higher values of width (>7μm)) the in-
crease in thermal slope has become sluggish as it approaches near the
“Target thermal slope” value. The value of the thermal slope that was
used in the implementation for Vgs3 is ≈ 0.424 mV/ ◦C.
A brief summary of simulations-based comparison of the proposed cur-
rent reference circuit with [105] is given in Table. 3.4. A more detailed
simulation-based comparison is available in [143].
The measured performance summary of publication [VIII] and the com-
parison with state-of-the-art current reference circuits is listed in Table.
3.5. It can be seen in the table that the proposed current reference circuit
is capable of generating a current value less than 100 nA with a compa-
rable temperature coefﬁcient in the temperature range of -40 ◦C to 85 ◦C.
The proposed architecture uses the smallest area of all the state-of-the-
art current reference circuits. The total power consumption of this archi-
tecture is 0.67 μW at a supply voltage of 1.5 V. This power consumption
78
Reference Circuits
0 5 10 15 20
0
0.1
0.2
0.3
0.4
0.5
⊕
Target thermal slope =⇒
Width of transistor (μm)
T
h
e
rm
a
l
sl
o
p
e
o
f
V
g
s3
m
V
/
◦ C
Figure 3.16. Variation of thermal slope of Vgs3 with respect to width of composite array
transistors.
Table 3.4. Simulation-based performance comparison.
Parameter
Proposed Conventional
Remark
[143] [105]
Reference Current 80 nA -
Temperature -60 to 85 ◦C -
Supply Voltage (V) 1.25 to 2 -
TC (ppm/◦C) 39.8 545.1 92 % ↓
Power Dissipation (nW) (max) 624.8 468.59 25 % ↑
can further be reduced by changing the amount of current ﬂowing into
the mirroring branches. The only shortcoming of the circuit is poor line
sensitivity which is 7.5 %/V. This has appeared due to the high supply sen-
sitivity of the voltage Vds7 (Fig. 3.15). One of the solutions for overcoming
this limitation is the use of a voltage regulator circuit. This solution will
come with an additional power dissipation and a large implementation
area.
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3.3.3 Frequency reference circuit
High precision clock generation is an important requirement for a major-
ity of digital circuits. Conventionally, a quartz crystal oscillator is used for
reference clock generation, but ON-chip integration with a CMOS system
is not feasible [153]. An LC oscillator is used as a substitute due to its
phase noise performance but the implementation of an inductor requires
a large chip area [154], [155], [156]; however the recent scaling trend of
sensor node restricts the use of an LC oscillator [157]. Therefore, to meet
lower power consumption, small size and high frequency stability for the
timing reference, the RC-based [158], [159] or ring oscillator [160] [161]
based implementation is a recommended solution. In practice, RC-based
oscillators have higher sensitivity towards process and temperature vari-
ations. Therefore, additional circuits are required to compensate these
variations [162] [163].
Generally, a ring oscillator based implementation is selected due to its
scalability for integration [164]. Like other architectures, a ring oscilla-
tor also exhibits high sensitivity towards process, temperature and power
supply [165], [166].
The aim of the proposed work was to implement the principle of the
phenomenon of the reversal of temperature dependence in order to ob-
tain a temperature independent frequency from a ring oscillator circuit.
Apart from this principle, various temperature compensation methods for
ring oscillator are already proposed in the literature, for example, the
use of the PTAT current [167], CTAT current [168] and reference circuit
[161],[169].
3.3.3.1 Principle of reversal of temperature dependence
The successful implementation of any temperature insensitive circuit de-
pends upon the thermal properties of the constituting electronic devices.
In a MOSFET-based circuit implementation, the thermal properties of
the threshold voltage Vth(T) and the carrier mobility in the channel re-
gion μ(T) are of great importance. The simpliﬁed model describing the
temperature dependency of these parameters are as follows [170]:
Vth(T ) = Vth(T0)− βth(T − T0) (3.25)
μ(T ) = μ0(T0)
(
T
T0
)−βμ
(3.26)
where βth and βμ are the thermal sensitivity of the threshold voltage (Vth)
and the mobility (μ ) of the MOSFET. According to these formulas, both
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the threshold voltage and the mobility decreases with increasing temper-
ature.
Considering the drain current model proposed in [171], [172] for MOSFET
in a sub-micron process
Ids =
μ COX W
2 L
(Vgs − Vth)α
⎧⎪⎨
⎪⎩
α = 1 for short channel device
α = 2 for long channel device
(3.27)
where α represents the velocity saturation index. Substituting (3.25) and
(3.26) in (3.27) yields
Ids = μ0(T0)
(
T
T0
)−βμ
[(Vgs − Vth(T0) + βth(T − T0)]α (3.28)
and differentiating (3.28) with respect to temperature (T) will result in:
dIds
dT
= μ0(T0)
(
T
T0
)−βμ−1(−βμ
T0
)
[(Vgs − Vth(T0) + βth(T − T0)]α +
μ0(T0)
(
T
T0
)−βμ
αβth [(Vgs − Vth(T0) + βth(T − T0)](α−1) (3.29)
The value of the voltage Vgs at the nominal temperature (T0) for which the
thermal sensitivity of the drain current Ids will equal to zero is shown in
(3.30).
Vgs|T0 = Vth(T0) +
αβthT0
βμ
(3.30)
In order to validate equation (3.30), the transfer characteristics (
√
Ids
v/s Vgs) of the NMOS transistor at different temperatures are shown in
Fig. 3.18. These characteristic plots are obtained using the circuit setup
shown in Fig. 3.17 for a transistor of size W/L = 0.5 μm/ 0.18 μm.
Mn
Vds = 900mVVgs
Ids
Figure 3.17. Circuit setup to plot transfer characteristics of NMOS transistor.
It can be observed in Fig. 3.18 that for lower values of Vgs, the tempera-
ture dependency of the plots exhibit CTAT behavior: for a low value of Vgs
the current sensitivity towards threshold voltage increases. Basically, at
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Figure 3.18. Transfer characteristics of NMOS transistor at different temperatures.
high temperature the small value of the threshold voltage increases the
current sensitivity, but on the other hand lower mobility values will de-
creases its value. Thus, for a certain value of Vgs these effects will cancel
each other and hence the current Ids will become independent of the tem-
perature. The value at which this phenomenon occurs is highlighted in
Fig. 3.18. The temperature dependency of the characteristic plots become
PTAT with an increase in Vgs voltage. This is due to the fact that in the
higher voltage range (Vgs >> Vth), the threshold voltage has a small effect
in comparison to the mobility over the drain current (Ids).
Fig. 3.18, veriﬁes the principle that was explained in [173]. Accord-
ing to this principle, the temperature dependent performance of a circuit
degrades with a reduction in the supply voltage. Eventually, this phe-
nomenon reverses into a performance improvement for a certain lower
supply voltage value [173].
Based on the above analysis, the temperature and supply voltage depen-
dency has been investigated in a three-stage ring oscillator. The simula-
tion results are shown in Fig. 3.19. The inverters used to design the ring
oscillator are selected from a standard library of the design kit. The tran-
sient simulations were performed for the supply voltage ranging from 0.6
V to 1.8 V in steps of 0.1 V. For each selected supply voltage the frequency
was calculated in the temperature range of -40◦C to 85◦C. The percent-
age change in frequency with the supply voltages are shown in Fig. 3.20.
It can be noticed from the simulation results that for the supply voltage
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Figure 3.20. Percentage change in frequency with supply voltage.
ranging from 0.8 V to 1.1 V, the percentage change in frequency is mini-
mum. Hence, referring to the theory explained above these voltage values
can be referred to as the bias points where the principle of the reversal of
the temperature dependence is functional.
Thus, apart from the conventional methods available in the literature,
this simple method was used to obtain the temperature compensation
in publication [IX]. The system model of publication [IX] consists of two
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parts, the bias circuit and the oscillator. The bias circuit is a self-biasing
Vth reference current source [174] to provide a biasing current to the ring
oscillator based core.
In general, the delay of an inverter is given as [175]:
td α
CL Vdd
Id
(3.31)
where CL is the load capacitance, Vdd is the supply voltage and Id is the
drain current. Using equation (3.28) in (3.31) and differentiating with
respect to temperature (T), the temperature sensitivity of the delay (td)
can therefore be represented as follows:
∂td
∂T
α
1(
T
T0
)βμ
(Vdd − Vth)α
[(
βth
(Vdd − Vth)
)
(a)
−
(
βμ
T0
)
(b)
]
(3.32)
where βμ is the temperature independent constant for the mobility term
μ, βth is the slope of the threshold voltage Vth, T and T0 are the ambient
and nominal temperature respectively and Vdd is the supply voltage. It
can be observed in (3.32) that the temperature behavior of the delay td is
a function of the term (a) and the term (b). Thus, three operation modes
depending on the relative values of the terms (a) and (b) can be noticed,
which are as follows:
1. When the term (a) < (b) the delay td will exhibit CTAT behavior
2. When the term (a) > (b) the delay td will exhibit PTAT behavior
3. When (a)=(b) the delay td will be independent of the temperature
The above stated three phenomena can be easily noted in Fig. 3.19 and
Fig. 3.20. The performance summary and the comparison of the proposed
frequency reference with the state-of-the-art frequency reference circuits
are listed in Table. 3.6. The proposed architecture generates a reference
frequency of 355 KHz with the temperature coefﬁcient of 121.90 ppm/◦C
with a small implementation area. The ﬁgure of merit of the proposed ar-
chitecture is high compared to the majority of the state-of-the art circuits.
This measured result proves the effectiveness of supply voltage as an im-
portant degree of freedom in the designing of frequency reference circuits.
However, an adaptation of the voltage regulation circuit will increase the
area and the power dissipation.
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3.4 Summary
This chapter presented the research work done in the ﬁeld of reference
circuit design, including the designing of voltage, current and frequency
reference circuits. The chapter started with a description of performance
evaluation parameters required for any reference circuits. Basic design
strategies were also listed to obtain high-performance reference circuits
as these circuits have become a key factor in the design of modern sys-
tems.
The detailed design implementations of two different voltage reference
circuits publications [VI], [VII] were discussed. When compared to the
conventional voltage reference architectures available in the literature,
these structures offer simplicity in integration with a smaller silicon area.
As a result, they can be easily deployed wherever voltage reference cir-
cuits are demanded. Other beneﬁts included are low power consumption,
a comparable temperature coefﬁcient, a higher PSRR and lower line sen-
sitivity when compared to state-of-the-art voltage reference circuits.
The detailed designed implementations of two different temperature
compensation circuits were discussed. The current reference circuit pub-
lication [VIII] proposed in this work is based on the classical resistorless
beta multiplier. Here, a simple extension circuit was proposed, which
when used with a classical structure will result in a 68% lower tempera-
ture coefﬁcient. The proposed current reference circuit generates a nano-
ampere reference current, with a comparable power dissipation, moder-
ately high line regulation and the lowest silicon area when compared to
state-of-the-art current reference circuits which are available in litera-
ture.
Lastly, a classical principle of the reversal of the temperature behavior
was implemented to obtain the reference frequency. The aim of this re-
search has been to demonstrate the utility of the supply voltage as an im-
portant design parameter for obtaining temperature compensation in the
oscillator circuits. The measured results show that the proposed archi-
tecture publication [IX] is capable of generating the reference frequency
with a variation less than 2% over the commercial temperature range
and maintaining a comparable Figure Of Merit (FOM) compared to other
architecture available in the literature. However, the implementation of
this principle in the oscillator requires for an exclusive voltage regulation
circuit, which can be considered as a key limiting factor.
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4. Temperature Sensors
4.1 Overview
Temperature measurement is well known from the era of Galileo. The
classiﬁcation of the temperature measuring instruments and sensors by
the measuring range is well documented in the literature [189], [190]. Ev-
ery year, various smart electronic devices with smaller sizes and higher
performance are entering the global marketplace [191]. Various chal-
lenges must be faced due to these tighter ON-chip integration require-
ments [192] [193]. One of which is a high power density proﬁle which
increases with the decrease in size, and with the increase in performance
[194–196]. Hence, to restrict performance deviation due to power den-
sity an ON-chip thermal management module is required. A substantial
amount of research in the development of ON-chip temperature sensors is
on going. Temperature sensors are broadly classiﬁed into two categories;
ﬁrst, BJT-based and second, MOSFET-based.
The BJT-based temperature sensors are the preferred choice since they
measure temperature accurately within ±0.2◦C over the military temper-
ature range (-55◦C to 125 ◦C) [197] [198]. In a BJT-based implementation,
the dependence of the base-emitter (Vbe) voltage over temperature is used
for sensing temperature. Conceptually, three diode-connected PNP tran-
sistors are used to generate ΔVbe and Vbe. The ΔVbe is ampliﬁed and com-
bined with Vbe to provide an input and reference to an ADC. The output
of the ADC is the ratio between these two parameters [198].
However, BJT-based temperature sensors require a higher supply volt-
age and area, which cannot be scaled with the process technologies [199].
Therefore, the temperature sensing trend is focusing more towards de-
signing MOSFET based temperature sensors. Like BJT, MOSFET-based
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temperature sensors are also capable of sensing temperature with an ac-
curacy of ±0.2◦C [200]. Several MOSFET-based ON-chip temperature
sensing mechanisms have been reported in the literature. These schemes
are broadly classiﬁed under three circuits-based implementation strate-
gies: ﬁrst, the temperature is sensed in terms of the PTAT/ CTAT voltage
[201–203] or current [204],[205]; the second method is time-domain tem-
perature sensing which generate a temperature-dependent delay [206–
208]; using the third method, temperature is expressed in terms of the
frequencies [209], [210].
4.2 Proposed temperature sensing methods
In this research work, all MOSFET-based temperature sensors are pro-
posed. These sensors generate temperature equivalent Proportional to
Absolute Temperature (PTAT) voltage, Complementary To Absolute Tem-
perature (CTAT) voltage and PTAT current signals respectively. A brief
summary of these temperature sensors is discussed as follows.
4.2.1 Voltage-based temperature sensor
In this work, two MOSFET temperature sensor cores were designed which
generate the PTAT and CTAT voltage equivalent of temperature [201].
These sensors use the temperature-dependent behavior of the MOSFET
threshold voltage [170]. The circuit arrangement of these sensors is the
same as the circuit proposed to generate the reference voltage as shown
in Fig. 3.9. The primary difference lies in the biasing conditions and the
aspect ratio of the transistors to be used as the sensor core. The designs
were made complementary to each other to obtain CTAT and PTAT volt-
age signals as shown in Fig. 4.1(a) and Fig. 4.1(b) respectively. In Fig.
4.1, N1 (P1) to N3 (P3) are NMOS (PMOS) transistors and Idc represents
the DC current. In the circuits transistors N1 (P1) and N2 (P2) operate
in the saturation region while N3 (P3) is in the linear region of operation.
Considering a CTAT voltage generator (Fig. 4.1(b))) and apply KVL in a
loop formed by N1 to N3. The voltage Vn can be expressed as:
Vn = Vds1 + Vsd2 + Vgs3 (4.1)
where Vds1, Vsd2 are the drain-source voltage of the transistors N1, N2
respectively, while Vgs3 is the gate-source voltage of the transistor N3. The
transistor N3 is in the linear region hence the current ﬂowing through it
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Vdd
P1
Vp
IdcIdc
P2
P3
(a)
Vdd
N1
Vn
IdcIdc
N2
N3
(b)
Figure 4.1. Circuit arrangements to generate PTAT and CTAT voltages.
will be given by:
2Idc = βnSN3
[
(Vgs3 − Vthn)Vds3 − V
2
ds3
2
]
(4.2)
where βn is the transconductance parameter, Vgs3 is the gate-source volt-
age, Vds3 is the drain-source voltage, Vthn is the threshold voltage and SN3
is the aspect ratio of the transistor N3 respectively. Similarly, by applying
KVL in the loop formed by the transistors N2 and N3:
Vgs3 = Vds2 + Vds3 (4.3)
Since the transistors N1 and N2 are working in the saturation region
therefore:
Vds1 = Vthn +
√
2Idc
SN1βn
(4.4)
Vds2 = Vthn +
√
2Idc
SN2βn
(4.5)
where SN1 and SN2 are the aspect ratio of the transistors N1 and N2 re-
spectively. Using equations (4.2) to (4.5) in (4.1) will result in the follow-
ing:
Vn = Vthn︸︷︷︸
(a)
+
[√
1
SN1
+
√
SN3 + 2SN2
SN3SN2
−
√
1
SN2
]
︸ ︷︷ ︸
(b)
√
2Idc
βn︸ ︷︷ ︸
(c)
(4.6)
Similarly, the expression for Vp can be derived as:
Vp = Vdd︸︷︷︸
(b1)
− Vthp︸︷︷︸
(a)
−
[√
1
SP1
+
√
SP3 + 2SP2
SP3SP2
−
√
1
SP2
]
︸ ︷︷ ︸
(b)
√
2Idc
βp︸ ︷︷ ︸
(c)
(4.7)
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where SP1 to SP3 are the aspect ratios of the transistors P1 to P3, βp is the
transconductance parameter of the PMOS transistor and Vdd is the supply
voltage.
Referring to equations (4.6) and (4.7), the following observations can be
made:
1. The temperature equivalent voltages (Vn and Vp) are a function of the
terms (a) and (c) only as the terms (b) and (b1) are constant.
2. It is well known that the threshold voltage Vthn decreases linearly with
the increase in temperature [170]. Hence the aspect ratio of the tran-
sistors [term (b)] along with the amount and the temperature behavior
of the DC-current [terms (c)] will control the thermal behavior of the
temperature equivalent voltages Vn and Vp.
3. The presence of the supply voltage Vdd in (4.7) makes the PTAT sensor
supply dependent. Hence, it will impose a limitation during the system
level implementation.
To verify point (2) the DC simulation has been performed using an ar-
bitrary simulation environment listed in Table.4.1. The performance of
the sensors are presented in terms of the temperature coefﬁcient (TC)
and Full Scale Non Linearity (FSNL) [211]. The details of the bias circuit
used in the simulations to obtain Idc are available in publication [X].
Table 4.1. Simulation environment for proposed temperature sensors.
S.No. Parameter Value
1 Aspect ratio of SN2, SN3, SP2 and SP3 W/L = 0.5 μm/0.18 μm
2 Aspect ratio of SN1 and SP1 W/L = 10 μm/0.18 μm
3 Supply voltage Vdd 1.8 V
4 DC current Idc 10nA to 1μA
5 Temperature (T) -40◦C to 85 ◦C
The simulated values of the temperature coefﬁcients are shown in Fig.
4.2 for the PTAT and CTAT based voltage sensors. It can be seen in the
ﬁgure that the temperature coefﬁcients are decreasing with the increase
in Idc. The explanations of this behavior by using (4.6) and (4.7) are as
follows:
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1. For the lower values of Idc, the term (a) will be greater than the terms
(b) and (c) combined together. This is why the thermal behavior of Vth
will dominant over the thermal behavior of Idc.
2. With the increase in Idc, terms (a), (b) and (c) all together will start
contributing to the thermal behavior of the sensor output voltage.
3. Later, with the increase in Idc, it is necessary to take the mobility fac-
tor μ into account as it will contribute to the thermal behavior of the
sensor output by counter balancing the thermal effect generated by the
threshold voltage Vth. It can be easily estimated in Fig. 4.2 that for a
certain value of Idc (> 1μA) the temperature coefﬁcient |TC| will become
minimal and hence, the sensors will converge in the voltage reference
circuits (Fig. 3.1).
101 102 103
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m
/
◦ C
)
PTAT sensor CTAT sensor
Figure 4.2. Variation of temperature coefﬁcients with DC current.
The variation of full scale non linearity (FSNL) (%) with the tempera-
ture of the PTAT and CTAT voltage generator is shown in Fig. 4.3(a) and
Fig. 4.3(b) respectively. The FSNL parameter is the measure of linearity
in terms of percentage over a full scale value from the straight line plotted
over the data points. It should be noted that this straight line is a best
ﬁt straight line so that the data points will lie closer to it. The FSNL is
calculated by using:
FSNL(%) =
ΔX
XFS
· 100% (4.8)
where ΔX is the deviation of data X from the best ﬁt straight line and
XFS is the full scale value.
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Figure 4.3. Variation of full-scale non linearity (%) with temperature (◦C) of (a) PTAT
and (b) CTAT sensors
By using PTAT and CTAT voltage generators, a simple smart tempera-
ture sensor publication [X] was designed. The aim of the work published
in [X] was to describe that, if the thermal coefﬁcient of temperature equiv-
alent voltage signal is increased, then temperature information can be
extracted using a simple readout circuitry. In order to increase thermal
sensitivity, the output from the CTAT sensor was subtracted from the
PTAT sensor output. As a result, a PTAT voltage with higher thermal
sensitivity was obtained. The temperature information from this PTAT
voltage was extracted in terms of the duty-cycle by using a simple pulse
width modulator.
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4.2.2 Current-based temperature sensor
The current-based temperature sensor is a PTAT current reference. The
schematic of this sensor is the same as the current reference circuit pub-
lished in [VIII]. The difference is in the aspect ratio of the transistors and
operating supply voltage. It was found using simulations that, for a lower
supply voltage, the proposed extension circuit [VIII] adds a positive tem-
perature coefﬁcient to the current. This particular behavior became the
basis for the use of the current reference circuit [VIII] as a PTAT current
generator.
The circuit diagram of the PTAT current generator is shown in Fig. 4.4.
Mp1 Mp2 Mp3 Mp4
Mp5 Mp6 Mp7 Mp8
Mn1 Mn2
Mn3 Mn4
Mn5
Mn6
Mn7
Vdd
Iref
Iref
Iref
Iref
Figure 4.4. Schematic of PTAT current generator circuit.
It has been explained earlier in section.3.3.2, that the NMOS transis-
tor Mn3 is working as an active resistor. Thus, the current (Iref ) ﬂowing
through it will be:
Iref = βnS3 (Vgs3 − Vthn)Vds3 (4.9)
where S3 is the aspect ratio (W/L) of the NMOS transistor Mn3. The gate-
source voltage (Vgs3) which is required to keep Mn3 in the deep triode
region can be written as:
Vgs3 = Vgs4 + Vds7 (4.10)
It can be noticed from Fig. 4.4 that Mn4 is operating in the saturation
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region similarly, by referring to publication [VII] it is possible to express
Vgs3 as follows:
Vgs3 = Vthn︸︷︷︸
(a)
+
(√
2Iref
βnS4
)
+
(√
2Iref
βnS
)
︸ ︷︷ ︸
(b)
(4.11)
where S4 is the aspect ratio of Mn4 and S is the equivalent aspect ratios of
NMOS Mn3 to Mn7. Equation (4.11) is a combination of terms (a) and (b).
It is known from [170] that the threshold voltage will decreases with the
temperature. If Iref is the PTAT current then with a proper aspect ratio
it is possible to thermally compensate Vthn. This will result in a thermally
compensated Vgs3. The simulated plot of Vgs3 at different temperatures is
shown in Fig. 4.5. Here it can be observed that the variation of Vgs3 with
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Figure 4.5. Temperature independent behavior of voltage Vgs3.
temperature is approximately 64 μV/◦C. Thus, it can be considered that
the Vgs exhibits temperature independent behavior. The transistors Mn1
and Mn2 in Fig. 4.4 are operating in the subthreshold; hence the voltage
Vds3 is given by:
Vds3 = η
KT
q
ln
(
S2
S1
)
(4.12)
where η is the subthreshold slope, K is Boltzmann’s constant, T is the
absolute temperature, q is the electronic charge, S1 and S2 are the aspect
ratio of the transistors Mn1 and Mn2 respectively.
By substituting, (4.11) and (4.12) in (4.9) will result in:
Iref =
ηKS3μ(T0)
q
ln
(
S2
S1
)(
T
T0
)
(1−m)
︸ ︷︷ ︸
(c)
· (Vgs3 − Vthn)︸ ︷︷ ︸
(d)
(4.13)
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In (4.13), the term (c) will be constant for small values of the parameter
‘m’. Hence, the thermal behavior of Iref will be controlled mainly by the
term (d). The simulated temperature behavior of the term (d) is shown in
Fig. 4.6. It can be concluded easily by using Fig. 4.7 that the difference is
progressing linearly with the temperature. As a result, it will introduce
the PTAT behavior in Iref as shown in Fig. 4.8.
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Figure 4.6. Simulated temperature behavior of voltage (Vgs3-Vthn).
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Figure 4.7. Linearity error in voltage (Vgs3-Vthn).
The simulated values of the temperature inaccuracy obtained from the
PTAT current-based temperature sensor is shown in Fig. 4.9 over the
given temperature range. It can be observed from Fig. 4.9 that the sen-
sor is capable of measuring temperature with an inaccuracy of +0.6◦C to
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Figure 4.8. Simulated temperature behavior of PTAT current (Iref ).
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Figure 4.9. Simulated temperature inaccuracy (◦C) of PTAT current (Iref ).
-0.4◦C. The measured performance of this current-based temperature sen-
sor or the PTAT current generator is available in publication [XI].
Later, this PTAT current was used to bias a source-coupled multi-vibrator
in order to obtain the temperature in terms of the frequency. The mea-
sured results were published in [XII].
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4.3 Summary
Simple architectures for temperature sensing were presented in this chap-
ter. The temperature was sensed in terms of the voltage and current. The
working principles of these temperature sensors were described using a
theoretical framework supported with the simulations. The performance
comparison of the proposed temperature sensor with state-of-the-art tem-
perature sensors is listed in Table.4.2.
Speciﬁcally, the new beneﬁts of these temperature sensors are their sim-
plicity in implementation, low power consumption, commercial tempera-
ture sensing range of -40◦C to +85◦C and moderate temperature inaccu-
racy within ±1.5◦C with single point calibration. These beneﬁts compare
favorably with the majority of the state-of-the-art temperature sensors
available in literature.
With these design speciﬁcations the proposed temperature sensors are
suitable for monitoring the temperature of the computer peripheral, the
processor and memory module, environmental control and data acquisi-
tion systems, thermal protection, industrial process control, power system
monitors, telecommunications equipment and ofﬁce machines to name but
a few operational scenarios.
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A new study was recently published by WinterGreenResearch R© about the
wireless sensor network market worldwide for the years 2014 to 2020.
This study projects a signiﬁcant growth in wireless sensor based semi-
conductor industries due to its implementations in the Internet of things.
A variety of projects are running worldwide to accomplish smart life for
mankind. The backbone of all these projects is the wireless sensor node
as it can be easily installed in hard-to-reach locations and can operate
without the use of any mains supply and/or ON-board battery.
Presently, the implementation trend of wireless sensor nodes is focused
on the development of passive implementations. This is simply due the
fact that it will minimize the size and implementation cost, and maxi-
mize the applications of sensor nodes. The selection of energy harvesting
technique for a node is a function of the application for which the sensor
node will be used. In general, solar, wind and vibration energy harvesting
methods are suitable for outdoor applications. However, they can not be
used for indoor applications such as building automation or bio-medical
applications, for instance.
In these applications, RF energy harvesting is the present solution be-
cause of its omnipresence. Presently, the total number of wireless devices
worldwide is 9 billion and it is a predicted that, by the year 2020, the to-
tal will touch 100 billion. However, the energy density of the available RF
signal is restricted by the Federal laws. As a result, intensive research
in the development of passive RF powered wireless node is going on by
various researchers.
The aim of the thesis has been the development of new strategies for ef-
ﬁcient RF-to-DC conversion and to develop new low power CMOS com-
ponents useful in the different units of a typical wireless sensor node. A
comprehensive treatment of the contributions to this thesis is given in the
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scientiﬁc publications [I]-[XII]. The thesis focuses on the design of the key
sub-blocks used in the wireless sensor node. These blocks include RF-to-DC
converters, low power precision voltage reference, current reference and fre-
quency reference circuits and moderately accurate smart temperature sen-
sors.
First, a brief examination of the parameters affecting the performance
for radio frequency power harvesters was presented. It will give the
reader an insight into the issues that should be addressed during the de-
sign of RF-to-DC converters. The focal point of this research was to obtain
threshold compensation in the rectiﬁers. Two strategies were proposed :
(i) the use of body biasing and (ii) the use of additional circuits. The rec-
tiﬁers that use the dynamic body and static body biasing techniques are
available in publications [I], [II] and [III]. The threshold compensation
was obtained by the use of additional circuits are available in [IV] and
[V]. In these circuits generate threshold compensation by using a recti-
ﬁed DC voltage alone [IV] or by inclusion of the received RF signal [V].
Second, a simple architectures for voltage, current and frequency ref-
erence circuits was developed for the power management unit of a wire-
less sensor node. Publications [VI] and [VII] include two different all-
MOSFET voltage reference architectures. These architectures provide
moderately accurate voltage reference values of 17.43 ppm/◦C and 19.3
ppm/◦C in the temperature range of -40 ◦C to 85 ◦C. The simplicity in
the design implementation of these architectures is the most important
beneﬁt that enables the use of the architecture locally.
Moreover, a current reference architecture is published in [VIII] which
is a modiﬁcation of a classical resistor less current reference circuit. The
primary target of this work was to shrink the temperature coefﬁcient bar-
rier of this classical structure. The measured results show a reduction
of 68% in the temperature coefﬁcient of the classical structure. However,
this improvement was achieved at a cost of 58% extra power and with
high line regulation (7.5%V).
A frequency reference circuit published in [IX] utilizes the principle of
the reversal of temperature dependence by using the supply voltage. In
the literature, various methods are proposed by the researchers to obtain
a temperature compensated clock signal. Among all these methods, use
of this principle is easier to implement. However, this method demands a
dedicated supply voltage regulator. This principle was established by us-
ing measurement, and measured results show a mean deviation of 1.53%
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from the reference frequency value of 355 KHz.
An extensive performance comparison of the proposed reference archi-
tectures with state-of-the-art reference circuits present in literature are
listed. In order to evaluate the reference circuits with the present imple-
mentation trends, the majority of the-state-of-the-art reference circuits
published within the last ﬁve years have been selected.
Third, moderately accurate smart temperature sensor architectures were
proposed. These are conﬁgured as voltage-based and current-based ar-
chitectures based on their temperature sensing core. The voltage-based
temperature sensor generates PTAT and CTAT respectively, while the
current-based sensor provides a PTAT signal. These architectures with a
simple interface circuit are published in [X], [XI] and [XII]. The voltage-
based temperature sensor provides temperature information in terms of
the duty cycle within temperature inaccuracy of ±1.3◦C [X], while the
current-based temperature sensor achieves temperature accuracy in the
range of ±1◦C [XI]. In addition, the current-based temperature core [XI]
that has been used in the temperature-to-frequency converter [XII] can
measure the temperature with an inaccuracy of -0.83◦C to 0.75◦C .
These temperature inaccuracies were obtained after single point cali-
bration. The temperature sensing ﬁeld is very innovative primarily due
to the shrinking technology node. The research in the ﬁeld of temperature
sensors is versatile and various architectures are published every year to
sense the temperature. In order to evaluate the proposed temperature
circuits, the majority of the state-of-the-art temperature sensor circuits
published within the last two years have been selected.
As a possible future work, the development of simpliﬁed and energy
aware architectures which would include power management, an ultra
low power sensor interface, sensors with minimum inaccuracy and new
architectures to increase power conversion efﬁciency the rectiﬁer could be
implemented. This topic will receive more attention in the future with the
ever growing demands for wireless sensor node applications.
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